Skip to content
GitLab
Explore
Sign in
Projects
Simple VME FMC Carrier SVEC
Repository
svec
hdl
sim
ddr_test
wave_wb_buses.do
Find file
Blame
History
Permalink
DDR memories access an address and a data register.
· 9d0901b0
Matthieu Cattin
authored
Sep 05, 2012
An address counter is automatically incremented on data r/w.
9d0901b0