| ... | ... | @@ -117,12 +117,63 @@ Latin. |
|
|
|
- [Users](Users)
|
|
|
|
- [Frequently Asked Questions](FAQ)
|
|
|
|
|
|
|
|
Since the SPEXI is a board which is based on the design of the
|
|
|
|
[SPEC](https://www.ohwr.org/project/spec/wiki), some of the
|
|
|
|
documentation of the SPEC can also be used.
|
|
|
|
|
|
|
|
- [Getting Started with the
|
|
|
|
SPEC](https://www.ohwr.org/project/spec-getting-started/wiki)
|
|
|
|
(project)
|
|
|
|
- [SPEC Frequently Asked
|
|
|
|
Questions](https://www.ohwr.org/project/spec/wikis/FAQ)
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Releases
|
|
|
|
|
|
|
|
- Hardware: [SPEXI
|
|
|
|
V1](https://www.ohwr.org/project/spexi/wikis/documents)
|
|
|
|
### Hardware
|
|
|
|
|
|
|
|
- Official production documentation: [EDMS
|
|
|
|
EDA-02839](http://edms.cern.ch/nav/EDA-02839/)
|
|
|
|
- Pre-release design documentation:
|
|
|
|
[SPEXI-V1.0.zip](https://www.ohwr.org/project/spexi/uploads/dd19b51611639085e51bd8c332f305e4/SPEXI-V1-0.zip)
|
|
|
|
|
|
|
|
### FPGA examples (including the .ucf-file)
|
|
|
|
|
|
|
|
- [spexi\_simpledemo.zip](https://www.ohwr.org/project/spexi/uploads/aae580fa08bec2ca351fbf70d323f802/spexi_simpledemo.zip)
|
|
|
|
The file **spexi\_simpledemo.zip** contains a demo design and all
|
|
|
|
the files including the .bit and .msc files which can be used to
|
|
|
|
download this design to the SPEXI using Xilinx iMPACT and the
|
|
|
|
download cable, or use the download path via the Gennum GN4124. This
|
|
|
|
design contains the interface to the Gennum GN4124, an I2C master to
|
|
|
|
access the FMC board eeprom, a carrier control and status register
|
|
|
|
to get some information of the SPEXI carrier, and a GPIO register to
|
|
|
|
access the four LEDs and the two buttons.
|
|
|
|
To download the .mcs file into the SPI memory (M25P128) you will
|
|
|
|
need to configure iMPACT to access the SPI flash memory connector to
|
|
|
|
the Spartan-6
|
|
|
|
150T.
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- [spexi\_golden.zip](https://www.ohwr.org/project/spexi/uploads/49147527317a03356b8fc9e0a1b9db55/spexi_golden.zip)
|
|
|
|
The file **spexi\_golden.zip** contains the same design as
|
|
|
|
**spexi\_simpledemo.zip** but does not contain the GPIO register for
|
|
|
|
the LEDs and buttons. This design is used to be able to get the
|
|
|
|
first information from the SPEXI and the FMC to be able to determine
|
|
|
|
which other FMC specific FPGA design could be loaded
|
|
|
|
safely.
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- [spexi\_pts.zip](https://www.ohwr.org/project/spexi/uploads/748fbd2f4a56afbba23ddd48e6c7ed39/spexi_pts.zip)
|
|
|
|
The file **spexi\_pts.zip** contains the complete set of VHDL/FPGA
|
|
|
|
designs and corresponding phyton files for the [Production Test
|
|
|
|
Suite](https://www.ohwr.org/project/pts). This PTS is used to test
|
|
|
|
the boards functionally after manufacturing. Because of this the
|
|
|
|
designs also contain several examples of how to connect to the other
|
|
|
|
interfaces on the SPEXI
|
|
|
|
carrier.
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
| ... | ... | |
