... | ... | @@ -6,12 +6,14 @@ |
|
|
|
|
|
- 2-lane PCIe Gen2
|
|
|
- Same 1 GByte/s total speed as 4-lane PCIe Gen1 on SPEC. Bridge
|
|
|
integrated in FPGA.
|
|
|
- Xilinx Zynq FPGA with ARM processor integrated
|
|
|
- **XC7Z030-1FBG676C (~206 Euro)** (-1= slowest, commercial temp
|
|
|
range, fast enough for most applications?)
|
|
|
- 4 GTX receivers (2 used for PCIe, 1 for SFP, 1 for FMC - as
|
|
|
on SPEC -).
|
|
|
integrated in FPGA
|
|
|
- Xilinx Zynq FPGA with ARM processor
|
|
|
integrated
|
|
|
- [XC7Z030-1FBG676C](https://www.xilinx.com/support/documentation/selection-guides/zynq-7000-product-selection-guide.pdf)
|
|
|
(~206 Euro) (-1= slowest, commercial temp range, fast enough for
|
|
|
most applications?)
|
|
|
- 4 GTX receivers (2 used for PCIe, 1 for SFP, 1 for FMC -
|
|
|
same as on SPEC)
|
|
|
- Possibility to mount Z035: XC7Z035-1FBG676C (~800 Euro)
|
|
|
- 8 GTX receivers (2 used for PCIe, 1 for SFP, 3 for FMC, and
|
|
|
2 either for a) 4-lane PCIe or b) FMC)
|
... | ... | @@ -20,7 +22,7 @@ |
|
|
- Fully populated LA bank
|
|
|
- All 34 differential pairs connected, 1 GTP transceiver with
|
|
|
clock, 2 clock pairs, JTAG, I2C (as on SPEC)
|
|
|
- Partial connectivity of HPC part
|
|
|
- Limited, partial connectivity of HPC part
|
|
|
- **xx** signals on HA bank
|
|
|
- DP1\_M2C/C2M and DP2\_M2C/2CM connected to two GTX
|
|
|
transceivers only when Xilinx Z035 mounted
|
... | ... | @@ -30,9 +32,11 @@ |
|
|
- 1x 125 MHz TCXO controlled by a DAC with SPI interface, used by
|
|
|
[White Rabbit PTP
|
|
|
core](https://www.ohwr.org/project/wr-cores/wikis/Wrpc-core))
|
|
|
(Crystek CVPD-922 model)
|
|
|
- 1x 124.992 MHz VCXO controlled by a DAC with SPI interface, used
|
|
|
by [White Rabbit PTP
|
|
|
core](https://www.ohwr.org/project/wr-cores/wikis/Wrpc-core))
|
|
|
(Crystek CVPD-922 model)
|
|
|
- On board memory
|
|
|
- 1x 8 Gbit (1 GByte) DDR3 IC
|
|
|
- 1x SPI **xx** Mbit flash PROM for multiboot FPGA powerup
|
... | ... | @@ -48,7 +52,7 @@ |
|
|
- 1x Small Formfactor Pluggable+ (SFP+) cage for fibre-optic
|
|
|
transceiver
|
|
|
([WhiteRabbit](https://www.ohwr.org/project/white-rabbit)
|
|
|
support). 1.25, 2.5 and 10 Gbps.
|
|
|
support). 1.25, 2.5 and 10 Gbps
|
|
|
- Programmable Red and Green LEDs
|
|
|
- FMC front panel
|
|
|
- Internal connectors
|
... | ... | @@ -57,10 +61,10 @@ |
|
|
protection
|
|
|
- 1x mini USB
|
|
|
- Can serve two UARTs over the same single mini-USB connector
|
|
|
with CP2105 - Dual UART bridge IC.
|
|
|
with CP2105 - Dual UART bridge IC
|
|
|
- Samtec Bulls-Eye connector ([22 signals on the
|
|
|
PCB](https://www.samtec.com/products/bara), 6 cm2 land pattern,
|
|
|
user mountable connector).
|
|
|
user mountable connector)
|
|
|
- For PPS in/out, 10MHz in, tx-abscal, rx-abscal, refclock. 6
|
|
|
signals to be transferred in a differential way
|
|
|
- FPGA configuration. The FPGA can optionally be programmed from:
|
... | ... | @@ -74,7 +78,7 @@ |
|
|
- Power consumption: 5-12 Watt, depending on application
|
|
|
- Optimised for cost
|
|
|
- 8-layer PCB
|
|
|
- Optional cooling fan for the mezzanine.
|
|
|
- Optional cooling fan for the mezzanine
|
|
|
|
|
|
-----
|
|
|
|
... | ... | @@ -84,7 +88,7 @@ |
|
|
|
|
|
- Larger, modern Zynq Z030 Xilinx with integrated ARM processor
|
|
|
- Additional signals on FMC connector (partial HPC bank population,
|
|
|
- Expensive Z035 upgrade possible
|
|
|
- Upgrade to Z035 and Z045 possible
|
|
|
- Two or four extra GTX lines on FMC connector
|
|
|
- Possibility of doubling PCIe bandwidth (2 GByte/s), but then
|
|
|
only two extra GTX lines on FMC connector
|
... | ... | |