... | @@ -4,16 +4,17 @@ |
... | @@ -4,16 +4,17 @@ |
|
|
|
|
|
# SPEC7 Features
|
|
# SPEC7 Features
|
|
|
|
|
|
- 2-lane PCIe Gen2 (bridge integrated in FPGA, same speed as 4-lane
|
|
- 2-lane PCIe Gen2
|
|
Gen1 on SPEC)
|
|
- Same 1 GByte/s total speed as 4-lane PCIe Gen1 on SPEC. Bridge
|
|
|
|
integrated in FPGA.
|
|
- Xilinx Zynq FPGA with ARM processor integrated
|
|
- Xilinx Zynq FPGA with ARM processor integrated
|
|
- **XC7Z030-1FBG676C (~206 Euro)** (-1= slowest, commercial temp
|
|
- **XC7Z030-1FBG676C (~206 Euro)** (-1= slowest, commercial temp
|
|
range, fast enough for most applications?)
|
|
range, fast enough for most applications?)
|
|
- 4 GTX receivers (2 used for PCIe, 1 for SFP, 1 for FMC - as
|
|
- 4 GTX receivers (2 used for PCIe, 1 for SFP, 1 for FMC - as
|
|
on SPEC - and none for SATA).
|
|
on SPEC - and none for SATA).
|
|
- Possibility to mount Z035: XC7Z035-1FBG676C (~800 Euro)
|
|
- Possibility to mount Z035: XC7Z035-1FBG676C (~800 Euro)
|
|
- 8 GTX receivers (2 used for PCIe, 1 for SFP, 3 for FMC and 2
|
|
- 8 GTX receivers (2 used for PCIe, 1 for SFP, 3 for FMC, and
|
|
for SATA)
|
|
2 either for a) SATA, b) 4-lane PCIe, or c) FMC)
|
|
- FMC slot with high pin count (HPC) connector
|
|
- FMC slot with high pin count (HPC) connector
|
|
- Vadj fixed to 2.5V
|
|
- Vadj fixed to 2.5V
|
|
- Fully populated LA bank
|
|
- Fully populated LA bank
|
... | @@ -78,6 +79,21 @@ |
... | @@ -78,6 +79,21 @@ |
|
|
|
|
|
# Functional differences with SPEC
|
|
# Functional differences with SPEC
|
|
|
|
|
|
|
|
## Gained functionality
|
|
|
|
|
|
|
|
- Larger, modern Zynq Z030 Xilinx with integrated ARM processor
|
|
|
|
- Additional signals on FMC connector (partial HPC bank population,
|
|
|
|
including possibility of two or four extra GTX lines with Z035
|
|
|
|
upgrade)
|
|
|
|
- Possibility of double PCIe bandwidth (2 GByte/s with Z035 upgrade)
|
|
|
|
- DDR3 on SO-DIMM socket (reduces obsolescence, allows larger memory)
|
|
|
|
- MicroSD slot for flash memory
|
|
|
|
- Improved oscillators for lower jitter White Rabbit
|
|
|
|
- Prepared for absolute calibration of White Rabbit
|
|
|
|
- Prepared for installation of a cooling fan
|
|
|
|
|
|
|
|
## Lost functionality
|
|
|
|
|
|
- SATA connectors are not connected to GTX lines on default Z030
|
|
- SATA connectors are not connected to GTX lines on default Z030
|
|
Xilinx but to buffered LVDS.
|
|
Xilinx but to buffered LVDS.
|
|
- With Z035 SATA possibility to order connection to GTX (default
|
|
- With Z035 SATA possibility to order connection to GTX (default
|
... | | ... | |