|
|
# SPEC7 Feature alternatives
|
|
|
|
|
|
- 4-lane PCIe ****
|
|
|
- 1x Xilinx handling PCIe interface and user gateware
|
|
|
- Xilinx Kintex-7: XC7K70T in FBG676 package (XC7K70T-2FBG676C)
|
|
|
(~180 Euro)
|
|
|
- **Alternative: XC7K160T-2FBG676C (+80 Euro)**
|
|
|
- FMC slot with low pin count (LPC) connector
|
|
|
- Vadj fixed to 2.5V
|
|
|
- FMC connectivity: all 34 differential pairs connected, 1 GTP
|
|
|
transceiver with clock, 2 clock pairs, JTAG, I2C
|
|
|
- **Alternative: HPC (+6Euro)**
|
|
|
- No additional GTX lines. Not all signals populated.
|
|
|
- Clocking resources
|
|
|
- 1x 10-280 MHz I2C Programmable XO Oscillator, starts up at 100
|
|
|
MHz (Silicon Labs Si570, freely usable)
|
|
|
- 1x 25 MHz TCXO controlled by a DAC with SPI interface (AD5662,
|
|
|
used by [White Rabbit PTP
|
|
|
core](https://www.ohwr.org/project/wr-cores/wikis/Wrpc-core))
|
|
|
- 1x 20 MHz VCXO controlled by a DAC with SPI interface (AD5662,
|
|
|
used by [White Rabbit PTP
|
|
|
core](https://www.ohwr.org/project/wr-cores/wikis/Wrpc-core))
|
|
|
(~2.50 Euro)
|
|
|
- **Alternative: Connor-Winfield DOT050 VCTCXO
|
|
|
([DOT050V-020.0M](https://www.eciaauthorized.com/en/search/DOT050V-020.0M))
|
|
|
(+20 Euro)**
|
|
|
- Same as used on WRS Low-jitter daughterboard, (~22 Euro)
|
|
|
- 1x low-jitter frequency synthesizer (TI CDCM61004, fixed
|
|
|
configuration, Fout=125 MHz, used by [White Rabbit PTP
|
|
|
core](https://www.ohwr.org/project/wr-cores/wikis/Wrpc-core))
|
|
|
- On board memory
|
|
|
- 1x 2Gbit (256 MByte) DDR3 (MT41J128M16HA-15E)
|
|
|
- 1x SPI 32Mbit flash PROM for multiboot FPGA powerup
|
|
|
configuration, storage of the FPGA firmware or of critical data
|
|
|
(M25P32-VMF6P - [EOL](https://www.ohwr.org/work_packages/1538))
|
|
|
- Miscellaneous
|
|
|
- on-board thermometer IC (DS18B20U+)
|
|
|
- unique 64-bit identifier (DS18B20U+)
|
|
|
- Front panel containing
|
|
|
- 1x Small Formfactor Pluggable (SFP) cage for fibre-optic
|
|
|
transceiver
|
|
|
([WhiteRabbit](https://www.ohwr.org/project/white-rabbit)
|
|
|
support). 1.25 and 2.5 Gbps.
|
|
|
- Programmable Red and Green LEDs
|
|
|
- FMC front panel
|
|
|
- Internal connectors
|
|
|
- 1x JTAG header for Xilinx programming during debugging
|
|
|
- 2x SATA connector
|
|
|
- 1x mini USB AB (USB-UART bridge)
|
|
|
- FPGA configuration. The FPGA can optionally be programmed from:
|
|
|
- JTAG header
|
|
|
- SPI 32Mbit flash PROM
|
|
|
- selectable by GN4124 GPIO. Default option would be loading via
|
|
|
the SPI flash PROM (stand-alone applications).
|
|
|
- Stand-alone features
|
|
|
- External 12V power supply connector
|
|
|
- mini USB connector
|
|
|
- 4 LEDs
|
|
|
- 2 buttons
|
|
|
- Power consumption: 5-12 Watt, depending on application
|
|
|
- Optimised for cost
|
|
|
- 8-layer PCB
|
|
|
- was 6-layer on SPEC (PCB cost 13.7% of final sales price)
|
|
|
- **Alternative: 12-layer PCB (if HPC) (+30 Euro)**
|
|
|
- Optional cooling [fan](Fan-Design) for the mezzanine.
|
|
|
|
|
|
-----
|
|
|
|
|
|
Erik van der Bij - 26 January 2018
|
|
|
|