| ... | @@ -67,6 +67,7 @@ Projects](https://www.ohwr.org/project/fmc-projects). |
... | @@ -67,6 +67,7 @@ Projects](https://www.ohwr.org/project/fmc-projects). |
|
|
- 1x JTAG header for Xilinx programming during debugging
|
|
- 1x JTAG header for Xilinx programming during debugging
|
|
|
- 2x SATA connector
|
|
- 2x SATA connector
|
|
|
- 1x mini USB AB (USB-UART bridge)
|
|
- 1x mini USB AB (USB-UART bridge)
|
|
|
|
- 1x connector for optional cooling fan
|
|
|
- FPGA configuration. The FPGA can optionally be programmed from:
|
|
- FPGA configuration. The FPGA can optionally be programmed from:
|
|
|
- JTAG header
|
|
- JTAG header
|
|
|
- SPI Flash PROM
|
|
- SPI Flash PROM
|
| ... | @@ -124,5 +125,5 @@ Projects](https://www.ohwr.org/project/fmc-projects). |
... | @@ -124,5 +125,5 @@ Projects](https://www.ohwr.org/project/fmc-projects). |
|
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
|
|
|
15 January 2018
|
|
22 January 2018
|
|
|
|
|
|
