| ... | @@ -29,19 +29,14 @@ board*](https://www.ohwr.org/project/spec/wiki). Click the picture for a detaile |
... | @@ -29,19 +29,14 @@ board*](https://www.ohwr.org/project/spec/wiki). Click the picture for a detaile |
|
|
- Same 1 GByte/s total speed as 4-lane PCIe Gen1 on SPEC. Bridge
|
|
- Same 1 GByte/s total speed as 4-lane PCIe Gen1 on SPEC. Bridge
|
|
|
integrated in FPGA
|
|
integrated in FPGA
|
|
|
- Xilinx Zynq FPGA with Dual-Core ARM processor integrated
|
|
- Xilinx Zynq FPGA with Dual-Core ARM processor integrated
|
|
|
- [XC7Z030-1FBG676C](https://www.xilinx.com/support/documentation/selection-guides/zynq-7000-product-selection-guide.pdf)
|
|
- [XC7Z035-1FBG676C](https://www.xilinx.com/support/documentation/selection-guides/zynq-7000-product-selection-guide.pdf) (-1= slowest, commercial temp range, fast enough for most
|
|
|
(-1= slowest, commercial temp range, fast enough for most
|
|
|
|
|
applications)
|
|
applications)
|
|
|
- 4 GTX Tranceivers (2 used for PCIe, 1 for SFP, 1 external accessible)
|
|
|
|
|
- 2 GTX Reference Clocks (1 for PCIe, 1 for WR Clock)
|
|
|
|
|
- Note: FMC Multi Gigabit Tranceiver usage not supported for Z030 due to lack of GTX Reference Clocks
|
|
|
|
|
- Possibility to mount Z035: XC7Z035-1FBG676C or XC7Z045-1FBG676C
|
|
|
|
|
- 8 GTX Tranceivers (2 used for PCIe, 1 for SFP, 1 external accessible, 4 for FMC)
|
|
- 8 GTX Tranceivers (2 used for PCIe, 1 for SFP, 1 external accessible, 4 for FMC)
|
|
|
- 4 GTX Reference Clocks (1 for PCIe, 1 for WR Clock, 1 for FMC, 1 external accessible)
|
|
- 4 GTX Reference Clocks (1 for PCIe, 1 for WR Clock, 1 for FMC, 1 external accessible)
|
|
|
- FBG676 6.6 Gb/s (-1 speedgrade), FFG676 10.3125 Gb/s (-2
|
|
- FBG676 6.6 Gb/s (-1 speedgrade), FFG676 10.3125 Gb/s (-2
|
|
|
speedgrade) 12.5 Gb/s (-3 speedgrade) GTX transceivers
|
|
speedgrade) or 12.5 Gb/s (-3 speedgrade) GTX transceivers
|
|
|
([DS191](https://www.xilinx.com/support/documentation/data_sheets/ds191-XC7Z030-XC7Z045-data-sheet.pdf),
|
|
([DS191](https://www.xilinx.com/support/documentation/data_sheets/ds191-XC7Z030-XC7Z045-data-sheet.pdf), Table 91)
|
|
|
Table 91)
|
|
- Possibility to mount XC7Z045-1FBG676C, but not XC7Z030-1FBG676C (see Issue #22)
|
|
|
- FMC slot with high pin count (HPC) connector
|
|
- FMC slot with high pin count (HPC) connector
|
|
|
- Fully populated LA bank
|
|
- Fully populated LA bank
|
|
|
- All 34 differential pairs connected, 2 clock pairs, I2C (as on SPEC)
|
|
- All 34 differential pairs connected, 2 clock pairs, I2C (as on SPEC)
|
| ... | @@ -209,4 +204,4 @@ board*](https://www.ohwr.org/project/spec/wiki). Click the picture for a detaile |
... | @@ -209,4 +204,4 @@ board*](https://www.ohwr.org/project/spec/wiki). Click the picture for a detaile |
|
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
|
|
|
18 September 2020 |
|
10 December 2020 |
