Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple PCIe FMC carrier SPEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
50
Issues
50
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple PCIe FMC carrier SPEC
Repository
a509cbd7fb37cbea20b344810dab723c0f1d36e4
Switch branch/tag
spec
hdl
top
golden
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
spec_base: add g_DDR_DATA_SIZE.
· 1e8eacfe
Tristan Gingold
authored
Sep 06, 2019
1e8eacfe
Name
Last commit
Last update
..
Manifest.py
Loading commit data...
spec_golden.vhd
Loading commit data...