Skip to content

S
Simple PCIe FMC carrier SPEC
Commit c6b97be4 authored by Federico Vaga's avatar Federico Vaga
Browse files
Options

sw:py: add DDR alignment constant 

Signed-off-by: Federico Vaga's avatarFederico Vaga <federico.vaga@cern.ch>
parent 4aa94f09
Hide whitespace changes
Inline Side-by-side
Showing with 1 addition and 0 deletions
software/PySPEC/PySPEC/PySPEC.py
View file @ c6b97be4
......@@ -9,6 +9,7 @@ import os
class PySPEC:
DDR_SIZE = 256 * 1024 * 1024
DDR_ALIGN = 4
def __init__(self, pci_id):
self.pci_id = pci_id
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment