Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple PCIe FMC carrier SPEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
50
Issues
50
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple PCIe FMC carrier SPEC
Commits
3b6008db
Commit
3b6008db
authored
Mar 22, 2024
by
Federico Vaga
Browse files
Options
Browse Files
Download
Plain Diff
Merge remote-tracking branch 'origin/master'
parents
a9ad65cd
400caf56
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
36 additions
and
9 deletions
+36
-9
spec-core-fpga.c
software/kernel/spec-core-fpga.c
+36
-9
No files found.
software/kernel/spec-core-fpga.c
View file @
3b6008db
...
...
@@ -544,6 +544,37 @@ static struct resource spec_fpga_dma_res[] = {
},
};
static
int
spec_fpga_ddr_wait_calibration
(
struct
spec_fpga
*
spec_fpga
,
unsigned
int
timeout_us
)
{
unsigned
long
timeout
;
uint32_t
ddr_status
;
timeout
=
jiffies
+
usecs_to_jiffies
(
timeout_us
);
do
{
cpu_relax
();
if
(
time_after
(
jiffies
,
timeout
))
return
-
ETIMEDOUT
;
ddr_status
=
ioread32
(
spec_fpga
->
fpga
+
SPEC_FPGA_CSR_DDR_STATUS
);
}
while
(
!
(
ddr_status
&
SPEC_FPGA_CSR_DDR_STATUS_DONE
));
return
0
;
}
static
int
spec_fpga_ddr_init
(
struct
spec_fpga
*
spec_fpga
)
{
int
err
;
err
=
spec_fpga_ddr_wait_calibration
(
spec_fpga
,
1000000
);
if
(
err
)
{
dev_err
(
&
spec_fpga
->
dev
,
"DDR controller calibration timeout
\n
"
);
return
err
;
}
return
0
;
}
static
int
spec_fpga_dma_init
(
struct
spec_fpga
*
spec_fpga
)
{
struct
pci_dev
*
pcidev
=
to_pci_dev
(
spec_fpga
->
dev
.
parent
);
...
...
@@ -552,19 +583,15 @@ static int spec_fpga_dma_init(struct spec_fpga *spec_fpga)
struct
resource
res
[
ARRAY_SIZE
(
spec_fpga_dma_res
)];
struct
platform_device
*
pdev
;
struct
irq_domain
*
vic_domain
;
uint32_t
ddr_status
;
int
err
;
if
(
!
(
spec_fpga
->
meta
->
cap
&
SPEC_META_CAP_DMA
))
return
0
;
mdelay
(
1
);
ddr_status
=
ioread32
(
spec_fpga
->
fpga
+
SPEC_FPGA_CSR_DDR_STATUS
);
if
(
!
(
ddr_status
&
SPEC_FPGA_CSR_DDR_STATUS_DONE
))
{
dev_err
(
&
spec_fpga
->
dev
,
"Failed to load DMA engine: DDR controller not calibrated - 0x%x.
\n
"
,
ddr_status
);
return
-
ENODEV
;
}
err
=
spec_fpga_ddr_init
(
spec_fpga
);
if
(
err
)
return
err
;
vic_domain
=
spec_fpga_irq_find_host
(
&
spec_fpga
->
vic_pdev
->
dev
);
if
(
!
vic_domain
)
{
dev_err
(
&
spec_fpga
->
dev
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment