Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple PCIe FMC carrier SPEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
50
Issues
50
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple PCIe FMC carrier SPEC
Repository
1e8eacfe10b1554a08c6f4ee686c2414bc63aaad
Switch branch/tag
spec
hdl
rtl
spec_base_wr.vhd
Find file
Blame
History
Permalink
spec_base: add g_DDR_DATA_SIZE.
· 1e8eacfe
Tristan Gingold
authored
Sep 06, 2019
1e8eacfe
spec_base_wr.vhd
40 KB
Edit
Web IDE
Replace spec_base_wr.vhd
×
Attach a file by drag & drop or
click to upload
Commit message
Replace spec_base_wr.vhd
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
