Skip to content
GitLab
Explore
Sign in
Projects
Simple PCIe FMC carrier SPEC
Repository
spec
hdl
syn
golden_wr-150T
Manifest.py
Find file
Blame
History
Permalink
spec_base: add g_DDR_DATA_SIZE.
· 1e8eacfe
Tristan Gingold
authored
Sep 06, 2019
1e8eacfe