Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
R
RF Multiplexer 8ch 1GHz
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
3
Issues
3
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
RF Multiplexer 8ch 1GHz
Commits
81deb0b8
Commit
81deb0b8
authored
Feb 13, 2024
by
Anders Wallin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
remove old file
parent
3686249e
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
0 additions
and
249 deletions
+0
-249
rf_mux_8ch_2020.09.pro
mux/rf_mux_8ch_2020.09.pro
+0
-249
No files found.
mux/rf_mux_8ch_2020.09.pro
deleted
100644 → 0
View file @
3686249e
update
=
pe
25
.
syyskuuta
2020
21.02
.
03
version
=
1
last_client
=
pcbnew
[
general
]
version
=
1
RootSch
=
BoardNm
=
[
cvpcb
]
version
=
1
NetIExt
=
net
[
eeschema
]
version
=
1
LibDir
=
[
eeschema
/
libraries
]
[
pcbnew
]
version
=
1
PageLayoutDescrFile
=
LastNetListRead
=
rf_mux_8ch_v2
.
net
CopperLayerCount
=
2
BoardThickness
=
1.6
AllowMicroVias
=
0
AllowBlindVias
=
0
RequireCourtyardDefinitions
=
0
ProhibitOverlappingCourtyards
=
1
MinTrackWidth
=
0.2
MinViaDiameter
=
0.4
MinViaDrill
=
0.3
MinMicroViaDiameter
=
0.2
MinMicroViaDrill
=
0.09999999999999999
MinHoleToHole
=
0.25
TrackWidth1
=
0.4
ViaDiameter1
=
0.8
ViaDrill1
=
0.4
dPairWidth1
=
0.2
dPairGap1
=
0.25
dPairViaGap1
=
0.25
SilkLineWidth
=
0.15
SilkTextSizeV
=
1
SilkTextSizeH
=
1
SilkTextSizeThickness
=
0.15
SilkTextItalic
=
0
SilkTextUpright
=
1
CopperLineWidth
=
0.2
CopperTextSizeV
=
1.5
CopperTextSizeH
=
1.5
CopperTextThickness
=
0.3
CopperTextItalic
=
0
CopperTextUpright
=
1
EdgeCutLineWidth
=
0.15
CourtyardLineWidth
=
0.05
OthersLineWidth
=
0.15
OthersTextSizeV
=
1
OthersTextSizeH
=
1
OthersTextSizeThickness
=
0.15
OthersTextItalic
=
0
OthersTextUpright
=
1
SolderMaskClearance
=
0.2
SolderMaskMinWidth
=
0.25
SolderPasteClearance
=
0
SolderPasteRatio
=
0
[
pcbnew
/
Layer
.
F
.
Cu
]
Name
=
F
.
Cu
Type
=
0
Enabled
=
1
[
pcbnew
/
Layer
.
In1
.
Cu
]
Name
=
In1
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In2
.
Cu
]
Name
=
In2
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In3
.
Cu
]
Name
=
In3
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In4
.
Cu
]
Name
=
In4
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In5
.
Cu
]
Name
=
In5
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In6
.
Cu
]
Name
=
In6
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In7
.
Cu
]
Name
=
In7
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In8
.
Cu
]
Name
=
In8
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In9
.
Cu
]
Name
=
In9
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In10
.
Cu
]
Name
=
In10
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In11
.
Cu
]
Name
=
In11
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In12
.
Cu
]
Name
=
In12
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In13
.
Cu
]
Name
=
In13
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In14
.
Cu
]
Name
=
In14
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In15
.
Cu
]
Name
=
In15
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In16
.
Cu
]
Name
=
In16
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In17
.
Cu
]
Name
=
In17
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In18
.
Cu
]
Name
=
In18
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In19
.
Cu
]
Name
=
In19
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In20
.
Cu
]
Name
=
In20
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In21
.
Cu
]
Name
=
In21
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In22
.
Cu
]
Name
=
In22
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In23
.
Cu
]
Name
=
In23
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In24
.
Cu
]
Name
=
In24
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In25
.
Cu
]
Name
=
In25
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In26
.
Cu
]
Name
=
In26
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In27
.
Cu
]
Name
=
In27
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In28
.
Cu
]
Name
=
In28
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In29
.
Cu
]
Name
=
In29
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In30
.
Cu
]
Name
=
In30
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
B
.
Cu
]
Name
=
B
.
Cu
Type
=
0
Enabled
=
1
[
pcbnew
/
Layer
.
B
.
Adhes
]
Enabled
=
1
[
pcbnew
/
Layer
.
F
.
Adhes
]
Enabled
=
1
[
pcbnew
/
Layer
.
B
.
Paste
]
Enabled
=
1
[
pcbnew
/
Layer
.
F
.
Paste
]
Enabled
=
1
[
pcbnew
/
Layer
.
B
.
SilkS
]
Enabled
=
1
[
pcbnew
/
Layer
.
F
.
SilkS
]
Enabled
=
1
[
pcbnew
/
Layer
.
B
.
Mask
]
Enabled
=
1
[
pcbnew
/
Layer
.
F
.
Mask
]
Enabled
=
1
[
pcbnew
/
Layer
.
Dwgs
.
User
]
Enabled
=
1
[
pcbnew
/
Layer
.
Cmts
.
User
]
Enabled
=
1
[
pcbnew
/
Layer
.
Eco1
.
User
]
Enabled
=
1
[
pcbnew
/
Layer
.
Eco2
.
User
]
Enabled
=
1
[
pcbnew
/
Layer
.
Edge
.
Cuts
]
Enabled
=
1
[
pcbnew
/
Layer
.
Margin
]
Enabled
=
1
[
pcbnew
/
Layer
.
B
.
CrtYd
]
Enabled
=
1
[
pcbnew
/
Layer
.
F
.
CrtYd
]
Enabled
=
1
[
pcbnew
/
Layer
.
B
.
Fab
]
Enabled
=
1
[
pcbnew
/
Layer
.
F
.
Fab
]
Enabled
=
1
[
pcbnew
/
Layer
.
Rescue
]
Enabled
=
0
[
pcbnew
/
Netclasses
]
[
pcbnew
/
Netclasses
/
Default
]
Name
=
Default
Clearance
=
0.1
TrackWidth
=
0.4
ViaDiameter
=
0.8
ViaDrill
=
0.4
uViaDiameter
=
0.3
uViaDrill
=
0.1
dPairWidth
=
0.2
dPairGap
=
0.25
dPairViaGap
=
0.25
[
pcbnew
/
Netclasses
/
1
]
Name
=
50
ohm
Clearance
=
0.1
TrackWidth
=
1.2
ViaDiameter
=
0.8
ViaDrill
=
0.4
uViaDiameter
=
0.3
uViaDrill
=
0.1
dPairWidth
=
0.2
dPairGap
=
0.25
dPairViaGap
=
0.25
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment