... | ... | @@ -94,18 +94,10 @@ Virtex-6 FPGAs |
|
|
Check Xilinx website for latest version:
|
|
|
http://www.xilinx.com/support/documentation/ipmeminterfacestorelement_meminterfacecontrol_mig.htm
|
|
|
|
|
|
<table>
|
|
|
<tbody>
|
|
|
<tr class="odd">
|
|
|
<td><b> Date </b></td>
|
|
|
<td><b> Event </b></td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>23-11-2011</td>
|
|
|
<td>First prototype in simulation (QDRII memory controller docs and code)</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|**Date**|**Event**|
|
|
|
|----|----|
|
|
|
|23-11-2011|First prototype in simulation (QDRII memory controller docs and code)|
|
|
|
|
|
|
|
|
|
|
|
|
|
... | ... | |