Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
PXIe controller COM Express based
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
PXIe controller COM Express based
Issues
Open
0
Closed
81
All
81
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Label priority
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
CompactPCI Express (Sheet 11): improve sheet naming
#27
· opened
Apr 17, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 30, 2020
PXI (Sheet 10): Improve net connections
#26
· opened
Apr 17, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 29, 2020
PXI (Sheet 10): Improve sheet name
#25
· opened
Apr 17, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 30, 2020
PCI Express Clock (Sheet 9): fix typos
#23
· opened
Apr 17, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 29, 2020
PCI Express Clock (Sheet 9): R32-R35, more separation between designator and resistor value
#22
· opened
Apr 17, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 29, 2020
COM Express (Sheet 2): add a note on IC1, IC2 powering
#14
· opened
Apr 16, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 29, 2020
COM Express (Sheet 2): Align FPGA_INIT_N port
#13
· opened
Apr 16, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 29, 2020
Top Level (Sheet 1): remove duplicate net labels
#10
· opened
Apr 16, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 29, 2020
EDA04509-V1-0 - PCB teardrops have been added
#70
· opened
Sep 30, 2022
by
René Bakker
Question
CLOSED
4
updated
Oct 04, 2022
Document providing test procedure of the prototype / Functional test of the prototype with a COMe module provided by CERN
#50
· opened
Nov 03, 2020
by
Paul PERONNARD
Question
CLOSED
4
updated
Mar 04, 2022
Production and assembly of a prototype board / Production of the mechanical parts
#49
· opened
Nov 03, 2020
by
Paul PERONNARD
Question
CLOSED
3
updated
Mar 04, 2022
mSATA (Sheet 12): ESD protection on SATA lines?
#30
· opened
Apr 17, 2020
by
Dimitris Lampridis
Question
CLOSED
1
updated
Apr 29, 2020
PCI Express Clock (Sheet 9): HCSL termination
#21
· opened
Apr 17, 2020
by
Dimitris Lampridis
Question
CLOSED
1
updated
Apr 29, 2020
GbE (Sheet 6): Do we need to handle ESD on GbE?
#19
· opened
Apr 17, 2020
by
Dimitris Lampridis
Question
CLOSED
1
updated
Apr 29, 2020
Add EEPROM to carrier
#8
· opened
Apr 16, 2020
by
Dimitris Lampridis
Question
CLOSED
1
updated
Apr 29, 2020
Possibility to reprogram FPGA from the COMe module
#7
· opened
Apr 16, 2020
by
Dimitris Lampridis
Question
CLOSED
3
updated
Apr 29, 2020
W1 and W2 are both 2 pin headers but different parts
#82
· opened
Jul 04, 2023
by
René Bakker
V1-1
CLOSED
4
updated
Sep 25, 2023
IRF9910TRPBF is no longer manufactured
#81
· opened
Jul 04, 2023
by
René Bakker
V1-1
CLOSED
1
updated
Sep 25, 2023
SW1 Stelvio-Kontakt 313170000402 should be 'Not Mounted'
#80
· opened
Jul 04, 2023
by
René Bakker
V1-1
CLOSED
1
updated
Sep 25, 2023
NC7SZ125M5X is no longer manufactured
#79
· opened
Jul 04, 2023
by
René Bakker
V1-1
CLOSED
1
updated
Sep 25, 2023
« First
Prev
1
2
3
4
5
Next
Last »