Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
PXIe controller COM Express based
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
PXIe controller COM Express based
Issues
Open
0
Closed
81
All
81
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Due date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
CompactPCI Express (Sheet 11): improve sheet naming
#27
· opened
Apr 17, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 30, 2020
COM Express (Sheet 2): Route all the available GPIO to FPGA I/Os
#11
· opened
Apr 16, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 30, 2020
PXI (Sheet 10): Improve net connections
#26
· opened
Apr 17, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 29, 2020
Add EEPROM to carrier
#8
· opened
Apr 16, 2020
by
Dimitris Lampridis
Question
CLOSED
1
updated
Apr 29, 2020
COM Express (Sheet 2): use jumper for RTC reset
#12
· opened
Apr 16, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 30, 2020
PCI Express Clock (Sheet 9): HCSL termination
#21
· opened
Apr 17, 2020
by
Dimitris Lampridis
Question
CLOSED
1
updated
Apr 29, 2020
Change licence to CERN-OHL-S v2
#1
· opened
Apr 16, 2020
by
Dimitris Lampridis
Important
CLOSED
1
updated
Nov 03, 2020
mSATA (Sheet 12): ESD protection on SATA lines?
#30
· opened
Apr 17, 2020
by
Dimitris Lampridis
Question
CLOSED
1
updated
Apr 29, 2020
FPGA Config (Sheet 14): only TMS needs 10k pullup
#31
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
USB2.0 (Sheets 4 and 5): Use same sheet file
#17
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
Power Management (Sheet 17): IC20 is missing a small decoupling cap (10nF)
#34
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
FPGA Power (Sheet 15): GNDADC_0 connection to GND
#32
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
mSATA (Sheet 12): put repeater IC on sata lines
#28
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
mSATA (Sheet 12): missing bypass cap
#29
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
Layout note for ESD components
#6
· opened
Apr 16, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
COM Express (Sheet 2): add a note on IC1, IC2 powering
#14
· opened
Apr 16, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 29, 2020
Top Level (Sheet 1): fix copyright date
#9
· opened
Apr 16, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
GbE (Sheet 6): 100nF capacitior to GND on GBE_CTREF
#18
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
Top Level (Sheet 1): remove duplicate net labels
#10
· opened
Apr 16, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 29, 2020
Thermal reliefs not needed for press-fit connectors
#36
· opened
Sep 22, 2020
by
Grzegorz Daniluk
CLOSED
1
updated
Sep 29, 2022
« First
Prev
1
2
3
4
5
Next
Last »