Commit fbef6775 authored by Matthieu Cattin's avatar Matthieu Cattin

Add comments to onewire class.

parent eda7837c
...@@ -8,10 +8,13 @@ ...@@ -8,10 +8,13 @@
# Website: http://www.sevensols.com # Website: http://www.sevensols.com
# Last modifications: 26/4/2012 # Last modifications: 26/4/2012
# Import standard modules
import sys import sys
import rr
import time import time
# Import specific modules
import rr
# Class to access the wishbone to onewire master module from OpenCores # Class to access the wishbone to onewire master module from OpenCores
# http://opencores.org/project,sockit_owm # http://opencores.org/project,sockit_owm
...@@ -43,6 +46,7 @@ class COpenCoresOneWire: ...@@ -43,6 +46,7 @@ class COpenCoresOneWire:
CDR_OVD_OFS = 16 CDR_OVD_OFS = 16
CDR_OVD_MSK = (0XFFFF<<16) CDR_OVD_MSK = (0XFFFF<<16)
# Constants declaration
WAIT_TIME_OUT = 2 WAIT_TIME_OUT = 2
MAX_BLOCK_LEN = 160 MAX_BLOCK_LEN = 160
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment