P

PCI core

A VHDL core for a PCI slave. The other side behaves like a Wishbone master.

More info at the Wiki page
Project ID: 10873
Name
Last commit
Last update
src/hdl Loading commit data...
Manifest.py Loading commit data...
README Loading commit data...