... | ... | @@ -146,7 +146,7 @@ For each project, there may be reasons to lean towards a permissive, weakly reci |
|
|
### Hardware
|
|
|
|
|
|
- [CERN Open Hardware Licence - CERN
|
|
|
OHL](https://www.ohwr.org/project/cernohl/wiki) Version 2 includes three variants: P (permissive), W (weakly reciprocal) and S (strongly reciprocal). Notice that S assumes your component libraries are also released under S or a compatible licence. For designs in which this is not the case (e.g. designs using the CERN Altium library), S cannot be used. W is then a good compromise.
|
|
|
OHL](https://www.ohwr.org/project/cernohl/wiki) Version 2 includes three variants: P (permissive), W (weakly reciprocal) and S (strongly reciprocal). Notice that S assumes your component libraries are also released under S or a compatible licence. For designs in which this is not the case (e.g. designs using the CERN Altium library), S cannot be used. W is then a good compromise. We recommend you use W with the "or later" suffix, i.e. license your designs as "CERN-OHL-W-2.0+" (see [SPDX codes](https://spdx.org/licenses/)). The '+' at the end stands for "or later". It means that a licensee can take your design as being licensed under CERN-OHL-W-2.0 or any later version CERN publishes of the same W variant. This will allow your design to benefit from future improvements in the licence.
|
|
|
|
|
|
### Software
|
|
|
|
... | ... | @@ -173,7 +173,7 @@ For each project, there may be reasons to lean towards a permissive, weakly reci |
|
|
|
|
|
### Gateware
|
|
|
|
|
|
- The CERN Open Hardware Licence v2 now works very nicely for gateware (HDL/FPGA/ASIC). Pick one of the three variants (S, W or P) depending on your preferences and constraints. W is a good compromise by default. It specifies that all improvements to your design (e.g. a core) must be shared back, but it can be used in a larger work and the licensee does not need to release the source of that larger design (beyond your code).
|
|
|
- The CERN Open Hardware Licence v2 now works very nicely for gateware (HDL/FPGA/ASIC). Pick one of the three variants (S, W or P) depending on your preferences and constraints. W is a good compromise by default. It specifies that all improvements to your design (e.g. a core) must be shared back, but it can be used in a larger work and the licensee does not need to release the source of that larger design (beyond your code). As for the case of hardware, we recommend you use the "or later" suffix: CERN-OHL-S-2.0+, CERN-OHL-W-2.0+ or CERN-OHL-P-2.0+.
|
|
|
|
|
|
### Manuals, images and logos
|
|
|
|
... | ... | |