Skip to content
GitLab
Explore
Sign in
Projects
Mock Turtle
Repository
mock-turtle
hdl
rtl
cpu
mt_cpu_cb.vhd
Find file
Blame
History
Permalink
hdl: make UART FIFO reset when CPU is reset
· a9923fa0
Dimitris Lampridis
authored
Jan 09, 2023
To avoid having any leftovers in the uart buffer after reset
a9923fa0