| ... | @@ -21,8 +21,9 @@ PTP. |
... | @@ -21,8 +21,9 @@ PTP. |
|
|
time. 12 bit ADC
|
|
time. 12 bit ADC
|
|
|
- Xilinx Spartan-3 FPGA
|
|
- Xilinx Spartan-3 FPGA
|
|
|
- Read out using IPBus over Gigabit Ethernet.
|
|
- Read out using IPBus over Gigabit Ethernet.
|
|
|
- Two-edge pluggable to increase channel count. Can share clock ,
|
|
- Two-edge pluggable to increase channel count. 16 differential pairs
|
|
|
trigger and Ethernet link
|
|
on each connector.
|
|
|
|
- Connected boards can share clock , trigger and Ethernet link
|
|
|
- Two Gigabit serial links with SFP cages
|
|
- Two Gigabit serial links with SFP cages
|
|
|
- Two Gigabit serial links connected via SATA connectors
|
|
- Two Gigabit serial links connected via SATA connectors
|
|
|
- Single +12V supply
|
|
- Single +12V supply
|
| ... | | ... | |
