| ... | @@ -33,7 +33,8 @@ PTP. |
... | @@ -33,7 +33,8 @@ PTP. |
|
|
- Circuit schematic capture and PCB layout (Using Cadence Allegro
|
|
- Circuit schematic capture and PCB layout (Using Cadence Allegro
|
|
|
tools ) in [Git
|
|
tools ) in [Git
|
|
|
repository](git:https://www.ohwr.org/white-rabbit/maroc_csa.git)
|
|
repository](git:https://www.ohwr.org/white-rabbit/maroc_csa.git)
|
|
|
- [Circuit Schematic](circuit_schematic)
|
|
- [Circuit
|
|
|
|
Schematic](https://www.ohwr.org/project/maroc_csa/blob/master/www/Schematics/pc049a_toplevel.pdf)
|
|
|
- [Users](Users)
|
|
- [Users](Users)
|
|
|
- [Software](Software)
|
|
- [Software](Software)
|
|
|
- [Firmware](Firmware)
|
|
- [Firmware](Firmware)
|
| ... | | ... | |
