| ... | @@ -15,10 +15,16 @@ PTP. |
... | @@ -15,10 +15,16 @@ PTP. |
|
|
|
|
|
|
|
## Main Features
|
|
## Main Features
|
|
|
|
|
|
|
|
- MAROC3 ASIC with 64 channels. Adjustable gain amplifiers. Adjustable
|
|
- [MAROC3
|
|
|
shaping time. 12 bit ADC
|
|
ASIC](http://omega.in2p3.fr/index.php/products/maroc-front-end-chip.html)
|
|
|
|
with 64 channels. Adjustable gain amplifiers. Adjustable shaping
|
|
|
|
time. 12 bit ADC
|
|
|
- Xilinx Spartan-3 FPGA
|
|
- Xilinx Spartan-3 FPGA
|
|
|
- Read out using IPBus over Gigabit Ethernet.
|
|
- Read out using IPBus over Gigabit Ethernet.
|
|
|
|
- Two-edge pluggable to increase channel count. Can share clock ,
|
|
|
|
trigger and Ethernet link
|
|
|
|
- Two Gigabit serial links with SFP cages
|
|
|
|
- Two Gigabit serial links connected via SATA connectors
|
|
|
- Single +12V supply
|
|
- Single +12V supply
|
|
|
\---
|
|
\---
|
|
|
|
|
|
| ... | | ... | |
