| ... | @@ -31,7 +31,8 @@ PTP. |
... | @@ -31,7 +31,8 @@ PTP. |
|
|
## Project information
|
|
## Project information
|
|
|
|
|
|
|
|
- Circuit schematic capture and PCB layout (Using Cadence Allegro
|
|
- Circuit schematic capture and PCB layout (Using Cadence Allegro
|
|
|
tools ) in Git repository:
|
|
tools ) in [Git
|
|
|
|
repository](git:https://www.ohwr.org/white-rabbit/maroc_csa.git)
|
|
|
- [Circuit Schematic](circuit_schematic)
|
|
- [Circuit Schematic](circuit_schematic)
|
|
|
- [Users](Users)
|
|
- [Users](Users)
|
|
|
- [Software](Software)
|
|
- [Software](Software)
|
| ... | | ... | |
