| ... | ... | @@ -7,10 +7,11 @@ channels each with a fixed threshold discriminator and a slow shaper + |
|
|
|
sample-and-hold + 12-bit ADC) to a FPGA. Read-out by Gigabit Ethernet
|
|
|
|
(firmware supplied supports IPBus). Multiple boards can be plugged
|
|
|
|
together to increase the channel count. Clocking circuitry compatible
|
|
|
|
with the White Rabbit implementation of
|
|
|
|
PTP.
|
|
|
|
with the White Rabbit implementation of PTP.
|
|
|
|
|
|
|
|
PICT0015.JPG
|
|
|
|
*Single MAROC board, with 1000Base-T SFP
|
|
|
|
inserted.**
|
|
|
|
|
|
|
|
[](/project/white-rabbit/uploads/0eeb5b430351eca8a4e76a5af3892c2c/svectop_l.png)
|
|
|
|
*SVEC V1 production board** - [block
|
| ... | ... | |
