GHDL support added.
Output signal is calculated by parsing VCD file
Showing
Verilog_VCD.py
0 → 100644
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
Please
register
or
sign in
to comment