... | ... | @@ -29,6 +29,7 @@ https://www.ohwr.org/2055 |
|
|
\>\>NumPy / SciPy / MatPlotLib
|
|
|
\>**Hardware Package:**
|
|
|
\>\>MyHDL
|
|
|
\>\>Libre-FDATool
|
|
|
\>**O.S.
|
|
|
Support:**
|
|
|
\>\>Windows7
|
... | ... | @@ -52,6 +53,7 @@ https://www.ohwr.org/2056 |
|
|
\>\>NumPy / SciPy / MatPlotLib
|
|
|
\>**Hardware Package:**
|
|
|
\>\>Migen
|
|
|
\>\>Libre-FDATool
|
|
|
\>**O.S. Support:**
|
|
|
\>\>Ubuntu \>=
|
|
|
12.04
|
... | ... | @@ -82,8 +84,8 @@ https://www.ohwr.org/2056 |
|
|
- Python may be used as a high-productivity HDL (Hardware Description
|
|
|
Language) if used with the appropiate packages and third party
|
|
|
tools. Libre-fdatool makes use of MyHDL for Python 2.x setups and
|
|
|
Migen for 3.x ones. In both cases, Icarus Verilog is used to perform
|
|
|
simulation of generated code.
|
|
|
Migen for 3.x ones for filter design & analysis. In both cases,
|
|
|
Icarus Verilog is used to perform simulation of generated code.
|
|
|
|
|
|
### O.S. Support
|
|
|
|
... | ... | |