VHDL: attributes
Attributes (i.e. signal'LEFT) are interpreted by the hdlmake as a starting point of a comment, thus the following source code is ignored.
Attributes (i.e. signal'LEFT) are interpreted by the hdlmake as a starting point of a comment, thus the following source code is ignored.