Skip to content
GitLab
Explore
Sign in
Projects
Hdlmake
Repository
hdl-make
tests
counter
sim
ghdl
vhdl
Manifest.py
Find file
Blame
History
Permalink
Add sim_top variable to complement syn_top: top_module is redundant now
· 5aa91926
Javier D. Garcia-Lasheras
authored
Jul 22, 2016
5aa91926