Skip to content
GitLab
Explore
Sign in
Projects
Platform-independent core collection
Repository
general-cores
sim
regs
wb_uart_regs.vh
Find file
Blame
History
Permalink
sim: regenerated PWM & UART IP registers for SV simulation models
· 3e297837
Tomasz Wlostowski
authored
Dec 15, 2022
3e297837