Skip to content
GitLab
Explore
Sign in
Projects
Platform-independent core collection
Merge requests
Open
6
Merged
44
Closed
18
All
68
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
add dac_sel for gc_serial_dac.vhd
!68
· created
Aug 30, 2024
by
Harvey Leicester
Merged
0
updated
Aug 30, 2024
Add macro-based dpram for Xilinx/AMD 7Series FPGA
!66
· created
May 02, 2024
by
Frederik Pfautsch (MLE)
Merged
0
updated
May 03, 2024
gc argb led drv
!67
· created
May 03, 2024
by
Tristan Gingold
Merged
0
updated
May 03, 2024
add -min argument to get_property PERIOD to return the minimum value of the returned list
!65
· created
Apr 16, 2024
by
Julien Egli
Merged
0
updated
Apr 16, 2024
Fix to CDC constraints generator matching filters
!43
· created
Aug 17, 2023
by
André Pinho
Merged
1
8
updated
Mar 13, 2024
Resolve "Linux driver for wb simple uart"
!62
· created
Jan 24, 2024
by
Konstantinos Blantos
software
Merged
0
updated
Mar 11, 2024
Resolve "Support Verilog output with gen_sourceid tool"
!63
· created
Jan 30, 2024
by
Dimitris Lampridis
Merged
1
updated
Jan 30, 2024
Resolve "add rx/tx interrupt enable in wb_uart"
!58
· created
Jan 15, 2024
by
Konstantinos Blantos
Merged
4
updated
Jan 26, 2024
Resolve "add a fifo with mixed width"
!57
· created
Dec 21, 2023
by
Tristan Gingold
Merged
1
updated
Jan 26, 2024
Create branch wb_axi_bridge_fix and add fix for wb - axi4 lite bridge
!60
· created
Jan 23, 2024
by
Quentin Genoud
Merged
0
updated
Jan 23, 2024
Resolve "fifo: minor cleanup"
!56
· created
Dec 20, 2023
by
Tristan Gingold
Merged
0
updated
Dec 20, 2023
Addition of 2 bits in status register to clarify if you are using Virtual or Physical UART
!53
· created
Dec 04, 2023
by
Konstantinos Blantos
Merged
10
updated
Dec 08, 2023
update CHANGELOG sw changes
!50
· created
Oct 18, 2023
by
Federico Vaga
Merged
0
updated
Oct 18, 2023
mpsoc_int_gen: fix a dead-lock
!49
· created
Oct 10, 2023
by
Tristan Gingold
proposed_master
Merged
0
updated
Oct 10, 2023
modules/axi: add mpsoc_int_gen (to generate pcie interrupts)
!48
· created
Oct 06, 2023
by
Tristan Gingold
proposed_master
Merged
0
updated
Oct 06, 2023
modules/axi: add mpsoc_int_gen (to generate pcie interrupts)
!47
· created
Oct 06, 2023
by
Tristan Gingold
Merged
0
updated
Oct 06, 2023
fix: improve filtering to include prefixed sync_word and multi-aasd
!46
· created
Sep 05, 2023
by
Alexis Marquet
Merged
0
updated
Sep 18, 2023
fix: skip constraints gen for optimized out destination pins
!45
· created
Sep 05, 2023
by
Alexis Marquet
Merged
0
updated
Sep 05, 2023
tools: trying to improve the CDC primitive constraint scripts to find all…
!44
· created
Sep 04, 2023
by
Tristan Gingold
Merged
0
updated
Sep 04, 2023
software/spi-ocores/drivers/spi/spi-ocores: fix build with kernel >= 5.13.0
!42
· created
Jun 12, 2023
by
Federico Vaga
Merged
0
updated
Jun 12, 2023
Prev
1
2
3
Next
