... | ... | @@ -41,52 +41,47 @@ provides the capability to adapt the GEFE for interfacing to the user’s |
|
|
systems. Moreover, the variety of optical and electrical interfaces on
|
|
|
the board, coupled with its flexible architecture, mean that it can
|
|
|
easily be adapted for use in many different applications where radiation
|
|
|
tolerance is a requirement.
|
|
|
tolerance is a
|
|
|
requirement.
|
|
|
|
|
|
/3829
|
|
|
*GEFE v1 3d Model**
|
|
|
|
|
|
## Main features
|
|
|
|
|
|
- Altera Arria V GX FPGA (5AGXMB1G4F40C4N)
|
|
|
- HPC FMC slot
|
|
|
- Fully populated LA, HA & HB banks
|
|
|
- 10 gigabit lanes connected to FPGA transceivers
|
|
|
- Programmable Vadj
|
|
|
- 6 SFP+ running up to 6.5Gbps
|
|
|
- 4 "application" SFPs for GBT connections
|
|
|
- 2 "system" SFPs for BST/White Rabbit & Ethernet
|
|
|
- 40 single ended (or 20 LVDS) connections to VME P2 available for
|
|
|
rear transition modules
|
|
|
- 30 single ended connections to VME64x P0 to support clock & trigger
|
|
|
distribution in (custom) BI LHC VME crates
|
|
|
- Flexible clocking resources
|
|
|
- Si570 10-280MHz programmable oscillator
|
|
|
- ADN2814 CDR for BST reception
|
|
|
- 125MHz & 20MHz VCXOs for White Rabbit support
|
|
|
- Si5338 clock synthesizer
|
|
|
- DDR3 slot supporting up to 8GB SODIMMs
|
|
|
- Front panel connectivity:
|
|
|
- 6 SFP+ cages
|
|
|
- 4 LEMO-00 general purpose I/O
|
|
|
- 8 user LEDs
|
|
|
- 12 layer PCB
|
|
|
\*Rad-hard FPGA (Microsemi ProAsic3) (TID up to 750 Gy)
|
|
|
\*Features different components of the GBT-Versatile Link ecosystem from
|
|
|
CERN PH-ESE
|
|
|
\*Optical & Electrical serial links:
|
|
|
\*\*One high-speed bidirectional optical link (Versatile Link) (4.8
|
|
|
Gbps)
|
|
|
\*\*One custom low-speed bidirectional electrical link (tested up to 10
|
|
|
Mbps over 2 Km of coaxial cable)
|
|
|
\*Upgradable:
|
|
|
\*\*Socket for one expansion FMC HPC for user-specific I/Os
|
|
|
(Note\!\! High-speed lanes are used as standard user-specific I/Os and
|
|
|
for special purposes)
|
|
|
\*\*Two general purpose connectors for user-specific I/Os (13 & 24
|
|
|
pins)
|
|
|
\*Several general purpose I/O resources (e.g. push button, etc.)
|
|
|
\*Flexible schemes for:
|
|
|
\*\*Clocks
|
|
|
\*\*Resets
|
|
|
\*\*FPGA programming
|
|
|
\*\*Slow Control (SC) E-link
|
|
|
\*\*Power
|
|
|
\*The GEFE presents a small custom form factor (205x100mm).
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Project information
|
|
|
|
|
|
- Official design data [EDMS
|
|
|
EDA-03133](https://edms.cern.ch/nav/EDA-03133)
|
|
|
- LHC equipment name: XXXXX
|
|
|
- Schematic diagram: xxx
|
|
|
- Overview presentation: xxx
|
|
|
- Bill of material: xxx
|
|
|
- [Manufacturing test suite](TestSuite)
|
|
|
EDA-03168-V1](https://edms.cern.ch/nav/EDA-03168)
|
|
|
|
|
|
### Users
|
|
|
|
|
|
- [List of users of the VFC-HD](users)
|
|
|
- [List of users of the GEFE](users)
|
|
|
|
|
|
### Contact
|
|
|
|
... | ... | |