|
|
# Simple VME FMC Carrier (SVEC)
|
|
|
# GBT-based Expandable Front-End (GEFE)
|
|
|
|
|
|
## Project description
|
|
|
|
|
|
The FMC VME Carrier is an FMC carrier in VME64x format that can hold two
|
|
|
FMC cards and an SFP connector. The FMC mezzanine slots use low-pin
|
|
|
count (LPC) connectors. This board is optimised for cost and will be
|
|
|
usable with most of the FMC cards designed within the OHR project (e.g.
|
|
|
ADC cards, Fine Delay). For boards needing more possibilities (e.g.
|
|
|
programmable clock resources, fast SRAM, fast interconnect between
|
|
|
carriers), the [VME FMC Carrier -
|
|
|
VFC](https://www.ohwr.org/project/fmc-vme-carrier) can be used.
|
|
|
GEFE is an FMC carrier card featuring a Proasic3 FPGA, a GBTx chip,
|
|
|
radiation hard power supply, a VTRx and an FMC connector. This card is
|
|
|
meant to be a generic carrier for application specific FMC-HPC
|
|
|
mezzanines and provides access to communication via the GBT
|
|
|
communication link.
|
|
|
|
|
|
Other FMC projects and the FMC standard are described in [FMC
|
|
|
Projects](https://www.ohwr.org/project/fmc-projects).
|
|
|
|
|
|
*TEMPLATE TO BE FILLED
|
|
|
IN**
|
|
|
|
|
|
[![](/project/white-rabbit/uploads/11578355de03b7cc74a366b23b508c48/svectop_s.png)](/project/white-rabbit/uploads/0eeb5b430351eca8a4e76a5af3892c2c/svectop_l.png)
|
|
|
*SVEC V1 production board** - [block
|
|
|
diagram](https://www.ohwr.org/project/svec/uploads/e234fa371e49b0d8f0311cdd236df19c/Block.png)
|
... | ... | @@ -144,91 +144,13 @@ diagram](https://www.ohwr.org/project/svec/uploads/e234fa371e49b0d8f0311cdd236df |
|
|
<td><b> Event </b></td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>01-07-2011</td>
|
|
|
<td>First ideas for starting this simpler and cheaper version of the [FMC VME Carrier](https://www.ohwr.org/project/fmc-vme-carrier).</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>19-07-2011</td>
|
|
|
<td>Main features specification written.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>25-10-2011</td>
|
|
|
<td>Order sent out to a company for the schematics design.</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>02-05-2012</td>
|
|
|
<td>V0 files created. Ordered 4 assembled boards.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>05-06-2012</td>
|
|
|
<td>V1: replace eSATA by microHDMI, remove front USB (space reasons).</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>15-06-2012</td>
|
|
|
<td>Four V0 boards received at CERN.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>21-06-2012</td>
|
|
|
<td>V0: VME works, bootloader works, White Rabbit works, FMC slots work (two Fine Delay cards operating correctly)</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>04-09-2012</td>
|
|
|
<td>V1 of design released. Ordered 9. Price Enquiry for production of 90 will follow soon.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>24-10-2012</td>
|
|
|
<td>Four V1 boards received.</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>01-11-2012</td>
|
|
|
<td>V2 design files released. <a href="https://www.ohwr.org/project/svec/versions/12">Minor corrections</a> on mechanics and one electrical issue.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>05-11-2012</td>
|
|
|
<td>90 boards ordered. 30 for delivery end January 2013, 60 for end March 2013.</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>08-02-2013</td>
|
|
|
<td>30 V1-0 boards received at CERN.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>17-07-2013</td>
|
|
|
<td>10 V2-0 pre-series boards received.</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>31-07-2013</td>
|
|
|
<td>28 additional board ordered.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>09-10-2013</td>
|
|
|
<td>50 V2-0 series boards received.</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>08-11-2013</td>
|
|
|
<td>28 V2-0 series boards received (in total 118 received).</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>05-12-2013</td>
|
|
|
<td><a href="http://www.janztec.com/fileadmin/downloads/manuals/manual_svec_hardware.pdf">Hardware manual</a> written by Janz Tec.</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>02-04-2014</td>
|
|
|
<td><a href="Gateware-Release-2-0">Release 2.0</a> of the SVEC standard gateware (bootloader & golden) is available</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>20-10-2014</td>
|
|
|
<td>V3-0 released. Changes can be seen in [Roadmap](https://www.ohwr.org/project/svec/roadmap?completed=1)</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>26-11-2014</td>
|
|
|
<td><a href="Gateware-Release-3-0">Release 3.0</a> of the SVEC bootloader is available</td>
|
|
|
<td>03-02-2015</td>
|
|
|
<td>First version of GEFE specification written.</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
[Complete status](complete-status)
|
|
|
|
|
|
-----
|
|
|
|
|
|
Erik van der Bij, Matthieu Cattin, Tomasz Wlostowski - 26 November 2014
|
|
|
6 March 2015
|
|
|
|