TMP: modify libs to make it work with vivado and top diot-sb-zu project

a7b3a863 · Maciej Lipinski · 239062b8 · a7b3a863 · a7b3a863 · a7b3a863
Commit a7b3a863 authored Nov 23, 2021 by Maciej Lipinski
Hide whitespace changes
Inline Side-by-side

Showing with 6 additions and 3 deletions

sys_fsi_core.vhd hdl/rtl/sys/sys_fsi_core.vhd +2 -1

sys_fsi_rx.vhd hdl/rtl/sys/sys_fsi_rx.vhd +2 -1

sys_top_dma.vhd hdl/rtl/sys/sys_top_dma.vhd +2 -1

No files found.
--- a/hdl/rtl/sys/sys_fsi_core.vhd
+++ b/hdl/rtl/sys/sys_fsi_core.vhd
@@ -5,7 +5,8 @@ use ieee.numeric_std.all;
 library unisim;
 use unisim.vcomponents.all;

-use work.fsi_adc_pkg.all;
+library xil_defaultlib;
+use xil_defaultlib.fsi_adc_pkg.all;

 entity sys_fsi_core is
  generic (

--- a/hdl/rtl/sys/sys_fsi_rx.vhd
+++ b/hdl/rtl/sys/sys_fsi_rx.vhd
@@ -5,7 +5,8 @@ use ieee.numeric_std.all;
 library unisim;
 use unisim.vcomponents.all;

-use work.fsi_adc_pkg.all;
+library xil_defaultlib;
+use xil_defaultlib.fsi_adc_pkg.all;

 entity sys_fsi_rx is
  port (

--- a/hdl/rtl/sys/sys_top_dma.vhd
+++ b/hdl/rtl/sys/sys_top_dma.vhd
@@ -2,7 +2,8 @@ library ieee;
 use ieee.std_logic_1164.all;
 use ieee.numeric_std.all;

-use work.fsi_adc_pkg.all;
+library xil_defaultlib;
+use xil_defaultlib.fsi_adc_pkg.all;

 entity sys_top_dma is
  port (