Commit b8d32d74 authored by Javier Serrano's avatar Javier Serrano

A few modifications to improve clarity

- A diagram of an example case to ilustrate abstract concepts
- Going to UK English (CERN-standard)
- Bumping patch level to 1
- Adding an option to easily reference figure numbers from text
- An explanation of what happens at host boot time in the example
- Rephrasing in a few places for clarity
parent 990fb9cc
......@@ -26,7 +26,7 @@ author = 'Federico Vaga'
# The short X.Y version
version = '1.0'
# The full version, including alpha/beta/rc tags
release = '1.0.0'
release = '1.0.1'
# -- General configuration ---------------------------------------------------
......@@ -153,3 +153,7 @@ texinfo_documents = [
author, 'FPGAInterfaceDesign', 'One line description of project.',
'Miscellaneous'),
]
# -- Options for figure numbering -------------------------------------------
numfig = True
This diff is collapsed.
<mxfile host="Electron" modified="2020-04-24T11:24:13.140Z" agent="5.0 (X11; Linux x86_64) AppleWebKit/537.36 (KHTML, like Gecko) draw.io/12.9.9 Chrome/80.0.3987.163 Electron/8.2.1 Safari/537.36" etag="39EbIglPlx4_GjtgbIs2" version="12.9.9" type="device"><diagram id="SzhgicpeSOI8UjnDt0E-" name="Page-1">7V1dd6I4GP41Xg4nIUDCZUdtO2d3O912djp7tYcqVWaoOEhb7a/fICAkRIkKQdr2ZkiAgO/zvF/hTaaH+o/Li9CZT/8Kxq7f08F42UODnq5DZJr0n7hnlfTYRtoxCb1xelHeceu9umknSHufvLG7YC6MgsCPvDnbOQpmM3cUMX1OGAYv7GUPgc8+de5M3FLH7cjxy7133jiaJr1Ex3n/petNptmToWUnZx6d7OL0lyymzjh4KXShYQ/1wyCIkqPHZd/1Y+FlcknuO99ydvNioTuLZG4Af1+sfvT/+faqX1xOwWj+6+di+Qklozw7/lP6g9OXjVaZBNzZ+CwWJG3Nghnt/DyNHn3agvSw/BLpe7ljRq7pK124waMbhSt6wUsuTTOV0LQgyKwvdH0n8p5ZNJwU1MlmuM0TrgOPvokOUgKSdJiUfRYA7AiL4CkcuelNReHtHkc3uHEiJ5y4UWkcelD40XnXGpo9YDI+YJKCSQcVAzWMk/nGcaqU78FAKVYo670BxctXFiiktwsUfuNAleR7qEa1DRT5AEo2lGjXR9lvHKhK+R4KlOqgL0uB3jBSu+UrCxS2bc0u/JF2YYMC2Cyfiu7zPT2YxAfnf/VjHP0gWgubyloHZ4O479F9fXVmHoUyvYe+w+a2EvwvUy9yb+fOKG6/0AycJYCzmCc58YO3dMe7GPHshpG73MkJMWgoY2mBMpvgo8gZnVfDIj8YDPYWuEQS24KgNpJZZUpTlhQRCIo0JieZWMr3vfkitiOtSAyzlpuQksSgrWtmWWiF7vrlJsrqEuV8CNZ2KBeg9fspyE58Wqxns87oBRDMl/nJTJ2v+1+omoPB8Pt/XwYFfU9G3aLyYfA0G8cSHwAJlHxvMqPHvvsQ1YSRjjTdZGDC2CzDJDIBsDGEZILPVpmNOFtgiqymyGg2JbFjo0Aqi3D1I2XhuvFv3KBKmDYHy+LJwSprLb3oR+G4cBdt5TfFjeyerQAkAYKEyUtcvgSDTiQyQpyXNXmnIBsaGTzxkNpgSD82hs34Aot82cmWDTMhw8wKXh7BMSLLMfzBsUY4tj3grsU/fx9eDb7edNtFW2V/o9ZFZ3pfO0j94c1Vo8CMKBJuWA80hhw0orSgOWRE6VMdyNxeD/udRkYQ16pFRvSVog5kNE3rsC2zW7dlokS6C7g0rTACZJQqDBJFAu3PBBkmGyBthFLM/kSCam4uCInc8T5x+YIGdVF2euQ7i4U3yrrPPb8rU9CbyeFjv5PyA5mW2iAY7VfJkyMmkdPjqqSeIUPKlSITkjvGMryozqLQSROohLs0gWxuIKiYQOUaoyT/4UhEbV7Em4Iw+OX2Az8Ic/gfKNZcV8kLxRbUGzn+WXri0RuP/W0zdKzDq8Eql5AzylbZEBnlxmyyxJzcXm6/DteFWSEZokRSJCW7MSmZZbtGTcFt2gzCaBpMgpnjD/Nejjz5NX8GwTwV1k83ilZp/anzFAUHuTuhhZW0fNUTTUjSRGZEqjSR+9k++sucVeGCeWyKFttNIx/2ZAq2dR5p9/X0IHmDWs2eIRMItfnpwCSIlYouCB5Vminj2Jrhk/h0UKlEGTFOJM4wMdBA4U9nSIFNY5OM7Rt4WDzBFNcjGccWN5/+J4IT45KFOMTNA2NWjAwNARvo2CK2DkzIDGsRS4M2sHFcCoFtEyqllSlh2FVHUyZXUSYunkFl4CH/SaU2a242Vdzw9fz8dviNnr4ZXnRkstHAFj+ltYl/W5tsNLdPAt+zM+3g89ntsLeuJ/nSH0rVj72ZZE4EnWieWBQpNadb2+eJN5AkVX93N98G7xQ5U4AcEBQUKUXOkljIM6GimMsLYLNE0bnPRgAVguGmJk27LBX11XBZrKAqYdqNTzXN2pWW0VRtgrqiwaIJ6eno4cG1RqOSvaFnxti+B2KrcCyIWeDKWwpiteydjabCJ6VFJ6cMMYZtQ9zUV3h1lSsnhC8EMggr/WpsNPU5nwnLP3AWGGu1OIuqxLtQttEBKw1B62Za9PWsC+h2RHtFCCtVX+vUly/xX/CRYP5BfQZiNWX1upWBHIBmWQVg2+mG1ZSR61y6UQuerTstLJpMeX+5xf5lwXJgKvVPuKmpnuIU8btCVGBu1SKqdzSkPDU7i1q3s02tcelUclCLUgqwVKuUMuUirRZswZLQUNs1W1g0Tc0LTabGBmi2bfWK9VdG74BKG6lar2s39OjPj+l/ZP2NJbsMPCPXiRTqGFjXCKHJOCYQ2kCHBkMrEm97Q2ykQ0KATQBhx5cuAANYWw+fVvEwz9BNpNEr8iIexD6k6e3fjt2oLycupJlwkbgEkw5R91QYaUENs9VjkF+oIMs7kaFEaumFcJlNzReTH8osBUXo1ctvZNdvHUs022aYYUiybO8idW4XhOw5W4vUd1/fTJE6ligkOr++OHtflUMWv4GFIMpSuoAHH7sHZl4ZX1hzl3orHVb5nbjFO55jl2lWrzU5rfWcFr/p2qHOybI4PVe8nhPvt0FTxXpODROGT1ADwD6ET3W5kaw6+1RoY9VEGwzbpU1mEmWqhb+e3Qzel8fgPtDpgl3YNtGsEo9BJDYsGD2Fz2shbI3tROkOk+rsXiNVMBMAWKzbsQE5xExsxaoy38nWI3TNgiBCSmXM5MAVWQYqj4W4sbbYkb3DX359L95vjWb2XnWFv1eXd7NnePfH1+nv/tWlj15+L71PEhvqXlwZUDd6saKmZ0JuF6/70IuZ0jV7J6gjL6nV9vnbA7egPaCunjbz/8omAT7/D4HQ8H8=</diagram></mxfile>
\ No newline at end of file
figures/spec_diagram.png

80.1 KB

  • Can we have also a couple of offsets (see attached picture)20200424_185100

  • Do you mean modifying the figure to clarify the relative positions of the five registers?

  • Yes (the correct APP_OFFSET_REG offset is 0x40). A single table on the right with an extra column for the offsets. It should be clearer that all addresses are within the same address-space.

  • OK, figure changed. I also made the borders of polygons a bit thicker so they are clearly visible after exporting to bitmap at low resolution.

Please register or sign in to reply
This diff is collapsed.
......@@ -2,14 +2,17 @@
FPGA Device Identification
==========================
The purpose of this document is to aide HDL developers in designing FPGA
applications so that the exported interface can be easily used by the
correspondent low-level software.
The purpose of this document is to help HDL designers in the development of FPGA
designs so that the exported interface can be easily used by the corresponding
low-level software.
This document is tailored around the CERN BE-CO-HT needs to handle different
FPGA applications on SVEC, SPEC and similar FMC carrier boards.
This document is tailored to the needs of the BE-CO-HT section at CERN to handle
different FPGA designs on the SVEC_, SPEC_ and similar FMC carrier boards.
.. toctree::
:maxdepth: 1
device-structure
.. _SVEC: https://www.ohwr.org/project/svec/wikis
.. _SPEC: https://www.ohwr.org/project/spec/wikis
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment