simulation/fake_wb_bus.c · 10f87c7877467cb3720280e0e6875a6f25283907 · Projects / FPGA Configuration Space

Manohar Vanga authored Nov 07, 2011

This allows access to memory space for further testing
Signed-off-by: Manohar Vanga <manohar.vanga@cern.ch>

a74c7b61

fake_wb_bus.c 4.14 KB