The board has never used 2eSST and block transfer cycles.
Debugging of it has been interrupted after the Sprint debugging period.

May decide to leave as signal R/W have shown to be working.