| ... | ... | @@ -123,12 +123,20 @@ One assembled board will arrive in a week.</td> |
|
|
|
<td>17-12-2010</td>
|
|
|
|
<td>Test code loaded in the System FPGA and PROM programmed. JTAG and PROM loading are working. VME access OK.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>11-04-2011</td>
|
|
|
|
<td>Ten additional boards produced. Two reworked and work, but have JTAG issues. Eight still need rework.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>11-04-2011</td>
|
|
|
|
<td>Modifications to layout required. Can start in two to three weeks time.</td>
|
|
|
|
</tr>
|
|
|
|
</tbody>
|
|
|
|
</table>
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
Andrea Boccardi, Erik van der Bij - 20 December 2010
|
|
|
|
Andrea Boccardi, Erik van der Bij - 11 April 2011
|
|
|
|
|
|
|
|
|
|
|
|
|
| ... | ... | |
