P2 user defined connections
In the chosen FPGAs only IO of banks 0 and 2 can be configured as LVDS outputs. Those banks are used for the 2 FMCs, the pins connected to the P2 user defined lines cannot be used as LVDS outputs.
NOTE: the pins can be used as LVDS inputs.