Skip to content
GitLab
Explore
Sign in
Projects
FMC TDC 1ns 5cha
Repository
fmc-tdc
hdl
rtl
reg_ctrl.vhd
Find file
Blame
History
Permalink
reg_ctrl: add a register to reduce timing pressure.
· bfaa4675
Tristan Gingold
authored
Oct 15, 2018
bfaa4675