... | ... | @@ -33,7 +33,7 @@ |
|
|
|
|
|
-----
|
|
|
|
|
|
## Literature
|
|
|
# Literature
|
|
|
|
|
|
- [A 17ps Time-to-Digital Converter Implemented in 65nm FPGA
|
|
|
Technology, C. Favi, E.
|
... | ... | @@ -73,5 +73,5 @@ |
|
|
|
|
|
-----
|
|
|
|
|
|
Javier Serrano, Erik van der Bij - 6 January 2011
|
|
|
Javier Serrano, Erik van der Bij - 14 March 2011
|
|
|
|