Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC TDC 1ns 5cha - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC TDC 1ns 5cha - Gateware
Commits
ea9db60d
Commit
ea9db60d
authored
Sep 11, 2018
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
syn/spec: updated ISE project
parent
b1a6f959
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
90 additions
and
78 deletions
+90
-78
wr_spec_tdc.xise
hdl/syn/spec/wr_spec_tdc.xise
+90
-78
No files found.
hdl/syn/spec/wr_spec_tdc.xise
View file @
ea9db60d
...
...
@@ -22,7 +22,7 @@
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/spec/ip_cores/l2p_fifo.ngc"
xil_pn:type=
"FILE_NGC"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
3
"
/>
</file>
<file
xil_pn:name=
"../../top/spec/wr_spec_tdc.ucf"
xil_pn:type=
"FILE_UCF"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0"
/>
...
...
@@ -65,7 +65,7 @@
</file>
<file
xil_pn:name=
"../../rtl/tdc_dma_channel.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"15"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/timing/pulse_stamper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"16"
/>
...
...
@@ -81,11 +81,11 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"19"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
79
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
81
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/p2l_dma_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"20"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"21"
/>
...
...
@@ -101,11 +101,11 @@
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/l2p_dma_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"24"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"25"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
09
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
12
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamers_stats.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"26"
/>
...
...
@@ -113,15 +113,15 @@
</file>
<file
xil_pn:name=
"../../rtl/clks_rsts_manager.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"27"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
8
"
/>
</file>
<file
xil_pn:name=
"../../rtl/reg_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"28"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
8
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/dma_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"29"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
08
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
11
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"30"
/>
...
...
@@ -137,11 +137,11 @@
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"33"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
88
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
90
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"34"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
2
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"35"
/>
...
...
@@ -149,7 +149,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/rtl/ddr3_ctrl_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"36"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"37"
/>
...
...
@@ -157,11 +157,11 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/board/spec/xwrc_board_spec.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"38"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
17
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
20
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/gn4124_core_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"39"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"40"
/>
...
...
@@ -169,7 +169,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/board/spec/wr_spec_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"41"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
198
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
201
"
/>
</file>
<file
xil_pn:name=
"../../rtl/tdc_core_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"42"
/>
...
...
@@ -181,15 +181,15 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/spartan6/wr_gtp_phy_spartan6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"44"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/gn4124_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"45"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
18
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
21
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"46"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_crc_inserter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"47"
/>
...
...
@@ -225,7 +225,7 @@
</file>
<file
xil_pn:name=
"../../rtl/acam_databus_interface.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"55"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"56"
/>
...
...
@@ -237,15 +237,15 @@
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/serdes_1_to_n_data_s2_se.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"58"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
6
"
/>
</file>
<file
xil_pn:name=
"../../top/spec/wr_spec_tdc.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"59"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"22
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"22
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/l2p_arbiter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"60"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
07
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
10
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"61"
/>
...
...
@@ -253,7 +253,7 @@
</file>
<file
xil_pn:name=
"../../rtl/tdc_eic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"62"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
3
"
/>
</file>
<file
xil_pn:name=
"../../rtl/timestamp_fifo_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"63"
/>
...
...
@@ -261,11 +261,11 @@
</file>
<file
xil_pn:name=
"../../rtl/fmc_tdc_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"64"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"65"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
197
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
200
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"66"
/>
...
...
@@ -273,7 +273,7 @@
</file>
<file
xil_pn:name=
"../../rtl/timestamp_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"67"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
1
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gencores_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"68"
/>
...
...
@@ -293,7 +293,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/rtl/ddr3_ctrl_wrapper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"72"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"73"
/>
...
...
@@ -301,7 +301,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"74"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
6
"
/>
</file>
<file
xil_pn:name=
"../../rtl/timestamp_convert_filter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"75"
/>
...
...
@@ -313,15 +313,15 @@
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/p2l_decode32.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"77"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
8
"
/>
</file>
<file
xil_pn:name=
"../../rtl/fmc_tdc_direct_readout_slave_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"78"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
2
"
/>
</file>
<file
xil_pn:name=
"../../rtl/fmc_tdc_wrapper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"79"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"80"
/>
...
...
@@ -329,7 +329,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"81"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
19
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
22
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"82"
/>
...
...
@@ -345,7 +345,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/board/common/wr_board_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"85"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
2
"
/>
</file>
<file
xil_pn:name=
"../../rtl/tdc_buffer_control_regs_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"86"
/>
...
...
@@ -353,19 +353,19 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"87"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
4
"
/>
</file>
<file
xil_pn:name=
"../../rtl/carrier_info.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"88"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/serdes_n_to_1_s2_se.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"89"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/spartan6/gtp_phase_align.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"90"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"91"
/>
...
...
@@ -381,7 +381,7 @@
</file>
<file
xil_pn:name=
"../../rtl/leds_manager.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"94"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
1
"
/>
</file>
<file
xil_pn:name=
"../../rtl/incr_counter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"95"
/>
...
...
@@ -389,7 +389,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/dma_controller_wb_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"96"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"97"
/>
...
...
@@ -405,7 +405,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"100"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
8
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"101"
/>
...
...
@@ -429,11 +429,11 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/platform/xilinx/xwrc_platform_xilinx.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"106"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"107"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
78
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
80
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_aligner.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"108"
/>
...
...
@@ -461,7 +461,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"114"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
1
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"115"
/>
...
...
@@ -481,15 +481,15 @@
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_reset.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"119"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/p2l_des.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"120"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/rtl/ddr3_ctrl_wrapper_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"121"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/streamers_priv_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"122"
/>
...
...
@@ -509,15 +509,15 @@
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/l2p_ser.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"126"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"127"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
59
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
60
"
/>
</file>
<file
xil_pn:name=
"../../rtl/tdc_dma_engine.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"128"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"129"
/>
...
...
@@ -525,7 +525,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/wbmaster32.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"130"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"131"
/>
...
...
@@ -553,7 +553,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/serdes_1_to_n_clk_pll_s2_diff.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"137"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"138"
/>
...
...
@@ -561,7 +561,7 @@
</file>
<file
xil_pn:name=
"../../rtl/fmc_tdc_direct_readout_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"139"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"140"
/>
...
...
@@ -573,7 +573,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/wr_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"142"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"143"
/>
...
...
@@ -589,7 +589,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/spec/ip_cores/ddr3_ctrl_spec_bank3_32b_32b/user_design/rtl/memc3_infrastructure.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"146"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
8
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"147"
/>
...
...
@@ -605,7 +605,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/platform/xilinx/wr_xilinx_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"150"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_frequency_meter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"151"
/>
...
...
@@ -633,7 +633,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/board/common/xwrc_board_common.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"157"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
199
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
202
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"158"
/>
...
...
@@ -665,11 +665,11 @@
</file>
<file
xil_pn:name=
"../../rtl/wrabbit_sync.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"165"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
69
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
70
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/spartan6/whiterabbitgtp_wrapper_tile_spartan6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"166"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_crc_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"167"
/>
...
...
@@ -705,11 +705,11 @@
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/serdes_n_to_1_s2_diff.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"175"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/rtl/ddr3_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"176"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"22
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"22
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"177"
/>
...
...
@@ -721,7 +721,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"179"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/fabric/xwb_fabric_sink.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"180"
/>
...
...
@@ -733,7 +733,7 @@
</file>
<file
xil_pn:name=
"../../rtl/fmc_tdc_mezzanine.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"182"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/spec/ip_cores/ddr3_ctrl_spec_bank3_32b_32b/user_design/rtl/mcb_raw_wrapper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"183"
/>
...
...
@@ -749,7 +749,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/spec/ip_cores/ddr3_ctrl_spec_bank3_32b_32b/user_design/rtl/ddr3_ctrl_spec_bank3_32b_32b.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"186"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"187"
/>
...
...
@@ -761,11 +761,11 @@
</file>
<file
xil_pn:name=
"../../rtl/acam_timecontrol_interface.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"189"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/xrtx_streamers_stats.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"190"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"191"
/>
...
...
@@ -773,11 +773,11 @@
</file>
<file
xil_pn:name=
"../../rtl/data_engine.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"192"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
4
"
/>
</file>
<file
xil_pn:name=
"../../rtl/local_pps_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"193"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
49
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
50
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"194"
/>
...
...
@@ -785,7 +785,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"195"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
89
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
91
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"196"
/>
...
...
@@ -797,11 +797,11 @@
</file>
<file
xil_pn:name=
"../../rtl/data_formatting.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"198"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/rtl/ddr3_ctrl_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"199"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"200"
/>
...
...
@@ -825,11 +825,11 @@
</file>
<file
xil_pn:name=
"../../rtl/start_retrig_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"205"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/xwr_streamers.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"206"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"207"
/>
...
...
@@ -845,11 +845,11 @@
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/spec/ip_cores/ddr3_ctrl_spec_bank3_32b_32b/user_design/rtl/memc3_wrapper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"210"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
8
"
/>
</file>
<file
xil_pn:name=
"../../top/spec/synthesis_descriptor.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"211"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/escape_detector.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"212"
/>
...
...
@@ -873,7 +873,7 @@
</file>
<file
xil_pn:name=
"../../rtl/fmc_tdc_direct_readout.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"217"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_softpll_ng/softpll_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"218"
/>
...
...
@@ -893,7 +893,7 @@
</file>
<file
xil_pn:name=
"../../rtl/dma_eic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"273"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo_dual_rst.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"275"
/>
...
...
@@ -907,6 +907,18 @@
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"277"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"116"
/>
</file>
<file
xil_pn:name=
"../../rtl/tdc_onewire_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"278"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"172"
/>
</file>
<file
xil_pn:name=
"../../rtl/tdc_onewire_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"279"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"146"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_ds182x_interface.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"280"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"192"
/>
</file>
</files>
<properties>
...
...
@@ -973,8 +985,8 @@
<property
xil_pn:name=
"Enable Internal Done Pipe"
xil_pn:value=
"true"
xil_pn:valueState=
"non-default"
/>
<property
xil_pn:name=
"Enable Message Filtering"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Enable Multi-Pin Wake-Up Suspend Mode spartan6"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Enable Multi-Threading"
xil_pn:value=
"
Off"
xil_pn:valueState=
"
default"
/>
<property
xil_pn:name=
"Enable Multi-Threading par spartan6"
xil_pn:value=
"
Off"
xil_pn:valueState=
"
default"
/>
<property
xil_pn:name=
"Enable Multi-Threading"
xil_pn:value=
"
2"
xil_pn:valueState=
"non-
default"
/>
<property
xil_pn:name=
"Enable Multi-Threading par spartan6"
xil_pn:value=
"
4"
xil_pn:valueState=
"non-
default"
/>
<property
xil_pn:name=
"Enable Outputs (Output Events)"
xil_pn:value=
"Default (5)"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Enable Suspend/Wake Global Set/Reset spartan6"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
<property
xil_pn:name=
"Encrypt Bitstream spartan6"
xil_pn:value=
"false"
xil_pn:valueState=
"default"
/>
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment