Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC TDC 1ns 5cha - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC TDC 1ns 5cha - Gateware
Commits
bcf297e7
Commit
bcf297e7
authored
Sep 03, 2018
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
syn: updated ISE project
parent
9a23aeb5
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
215 additions
and
203 deletions
+215
-203
wr_spec_tdc.xise
hdl/syn/spec/wr_spec_tdc.xise
+215
-203
No files found.
hdl/syn/spec/wr_spec_tdc.xise
View file @
bcf297e7
...
...
@@ -22,70 +22,70 @@
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/spec/ip_cores/l2p_fifo.ngc"
xil_pn:type=
"FILE_NGC"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
78
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
81
"
/>
</file>
<file
xil_pn:name=
"../../top/spec/wr_spec_tdc.ucf"
xil_pn:type=
"FILE_UCF"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"0"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"5"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
88
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
90
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"7"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"8"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"9"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
07
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
10
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/spartan6/jtag_tap.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"10"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"11"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
2
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"12"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/spartan6/lm32_multiplier.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"13"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v"
xil_pn:type=
"FILE_VERILOG"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"14"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
8
"
/>
</file>
<file
xil_pn:name=
"../../rtl/tdc_dma_channel.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"15"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/timing/pulse_stamper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"16"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
29
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
32
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"17"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
48
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
50
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/spec/ip_cores/ddr3_ctrl_spec_bank3_32b_32b/user_design/rtl/mcb_soft_calibration.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"18"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"19"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/p2l_dma_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"20"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"21"
/>
...
...
@@ -93,35 +93,35 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"22"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/streamers_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"23"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
98
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
101
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/l2p_dma_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"24"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"25"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamers_stats.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"26"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
19
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
22
"
/>
</file>
<file
xil_pn:name=
"../../rtl/clks_rsts_manager.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"27"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
5
"
/>
</file>
<file
xil_pn:name=
"../../rtl/reg_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"28"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/dma_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"29"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"30"
/>
...
...
@@ -129,39 +129,39 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"31"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"32"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"33"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"34"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
58
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
61
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"35"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/rtl/ddr3_ctrl_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"36"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
09
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
12
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"37"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
28
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
31
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/board/spec/xwrc_board_spec.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"38"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/gn4124_core_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"39"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"40"
/>
...
...
@@ -169,83 +169,83 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/board/spec/wr_spec_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"41"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
8
"
/>
</file>
<file
xil_pn:name=
"../../rtl/tdc_core_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"42"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
113
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
98
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"43"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/spartan6/wr_gtp_phy_spartan6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"44"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/gn4124_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"45"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"46"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_crc_inserter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"47"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/wrcore_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"48"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"49"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wb_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"50"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"51"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"52"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"53"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"54"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
2
"
/>
</file>
<file
xil_pn:name=
"../../rtl/acam_databus_interface.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"55"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"56"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/escape_inserter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"57"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/serdes_1_to_n_data_s2_se.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"58"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
4
"
/>
</file>
<file
xil_pn:name=
"../../top/spec/wr_spec_tdc.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"59"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
18
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
21
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/l2p_arbiter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"60"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"61"
/>
...
...
@@ -253,27 +253,27 @@
</file>
<file
xil_pn:name=
"../../rtl/tdc_eic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"62"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
68
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
71
"
/>
</file>
<file
xil_pn:name=
"../../rtl/timestamp_fifo_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"63"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
3
"
/>
</file>
<file
xil_pn:name=
"../../rtl/fmc_tdc_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"64"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"65"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"66"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
09
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
12
"
/>
</file>
<file
xil_pn:name=
"../../rtl/timestamp_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"67"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
67
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
70
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gencores_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"68"
/>
...
...
@@ -281,131 +281,131 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"69"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"70"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
37
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
40
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/spec/ip_cores/ddr3_ctrl_spec_bank3_32b_32b/user_design/rtl/mcb_soft_calibration_top.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"71"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/rtl/ddr3_ctrl_wrapper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"72"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
08
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
11
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"73"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
2
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"74"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
5
"
/>
</file>
<file
xil_pn:name=
"../../rtl/timestamp_convert_filter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"75"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"76"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/p2l_decode32.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"77"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
5
"
/>
</file>
<file
xil_pn:name=
"../../rtl/fmc_tdc_direct_readout_slave_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"78"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
48
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
51
"
/>
</file>
<file
xil_pn:name=
"../../rtl/fmc_tdc_wrapper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"79"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"80"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"81"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"82"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"83"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"84"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/board/common/wr_board_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"85"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
77
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
80
"
/>
</file>
<file
xil_pn:name=
"../../rtl/tdc_buffer_control_regs_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"86"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"87"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
3
"
/>
</file>
<file
xil_pn:name=
"../../rtl/carrier_info.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"88"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/serdes_n_to_1_s2_se.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"89"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
79
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
82
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/spartan6/gtp_phase_align.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"90"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"91"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"92"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"93"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
5
"
/>
</file>
<file
xil_pn:name=
"../../rtl/leds_manager.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"94"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
47
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
50
"
/>
</file>
<file
xil_pn:name=
"../../rtl/incr_counter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"95"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/dma_controller_wb_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"96"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"97"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"98"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
1
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/fabric/xwb_fabric_source.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"99"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"100"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"101"
/>
...
...
@@ -413,7 +413,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"102"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/genram_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"103"
/>
...
...
@@ -421,39 +421,39 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"104"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"105"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/platform/xilinx/xwrc_platform_xilinx.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"106"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"107"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_aligner.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"108"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"109"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
97
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
100
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_crc32_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"110"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
19
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
20
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"111"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
08
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
11
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/spec/ip_cores/ddr3_ctrl_spec_bank3_32b_32b/user_design/rtl/iodrp_mcb_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"112"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
69
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
71
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"113"
/>
...
...
@@ -461,7 +461,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"114"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
57
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
60
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"115"
/>
...
...
@@ -473,7 +473,7 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/timing/dmtd_phase_meas.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"117"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"118"
/>
...
...
@@ -481,63 +481,63 @@
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_reset.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"119"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
07
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
10
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/p2l_des.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"120"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
199
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
202
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/rtl/ddr3_ctrl_wrapper_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"121"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
88
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
91
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/streamers_priv_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"122"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_inject_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"123"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"124"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"125"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
2
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/l2p_ser.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"126"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"20
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"127"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
9
"
/>
</file>
<file
xil_pn:name=
"../../rtl/tdc_dma_engine.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"128"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
69
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
72
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"129"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/wbmaster32.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"130"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
197
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
200
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"131"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"132"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
6
"
/>
</file>
<file
xil_pn:name=
"../../rtl/decr_counter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"133"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
17
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
20
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"134"
/>
...
...
@@ -545,103 +545,103 @@
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/spec/ip_cores/ddr3_ctrl_spec_bank3_32b_32b/user_design/rtl/iodrp_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"135"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
2
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"136"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/serdes_1_to_n_clk_pll_s2_diff.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"137"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
198
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
201
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"138"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
3
"
/>
</file>
<file
xil_pn:name=
"../../rtl/fmc_tdc_direct_readout_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"139"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"140"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"141"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
49
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
51
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/wr_core.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"142"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"143"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"144"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
38
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
40
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"145"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
99
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
102
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/spec/ip_cores/ddr3_ctrl_spec_bank3_32b_32b/user_design/rtl/memc3_infrastructure.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"146"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"147"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"148"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"4
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"149"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/platform/xilinx/wr_xilinx_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"150"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_frequency_meter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"151"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
6
"
/>
</file>
<file
xil_pn:name=
"../../rtl/tdc_buffer_control_regs.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"152"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
7
"
/>
</file>
<file
xil_pn:name=
"../../rtl/timestamp_fifo_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"153"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_packet_injection.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"154"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamers_stats.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"155"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
18
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
21
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"156"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/board/common/xwrc_board_common.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"157"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"158"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"9
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"159"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"160"
/>
...
...
@@ -649,211 +649,211 @@
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_path.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"161"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
78
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
80
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"162"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
25
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
70
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_extend_pulse.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"163"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"164"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
5
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
7
"
/>
</file>
<file
xil_pn:name=
"../../rtl/wrabbit_sync.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"165"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/spartan6/whiterabbitgtp_wrapper_tile_spartan6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"166"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_crc_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"167"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_path.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"168"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"169"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
79
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
81
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"170"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_vlan_unit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"171"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"172"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
8
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"173"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
2
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/dropping_buffer.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"174"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/gn4124-core/hdl/gn4124core/rtl/spartan6/serdes_n_to_1_s2_diff.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"175"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/rtl/ddr3_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"176"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
17
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
20
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"177"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"7
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"178"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"179"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/fabric/xwb_fabric_sink.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"180"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_header_processor.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"181"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"3
8
"
/>
</file>
<file
xil_pn:name=
"../../rtl/fmc_tdc_mezzanine.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"182"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/spec/ip_cores/ddr3_ctrl_spec_bank3_32b_32b/user_design/rtl/mcb_raw_wrapper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"183"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
38
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
41
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"184"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"2
6
"
/>
</file>
<file
xil_pn:name=
"../../rtl/free_counter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"185"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"11
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/spec/ip_cores/ddr3_ctrl_spec_bank3_32b_32b/user_design/rtl/ddr3_ctrl_spec_bank3_32b_32b.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"186"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
87
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
90
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"187"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"188"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"8
6
"
/>
</file>
<file
xil_pn:name=
"../../rtl/acam_timecontrol_interface.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"189"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/xrtx_streamers_stats.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"190"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
59
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
62
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"191"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
68
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
27
"
/>
</file>
<file
xil_pn:name=
"../../rtl/data_engine.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"192"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"15
3
"
/>
</file>
<file
xil_pn:name=
"../../rtl/local_pps_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"193"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"194"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"13
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"195"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"18
9
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"196"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"197"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
4
"
/>
</file>
<file
xil_pn:name=
"../../rtl/data_formatting.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"198"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
49
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
52
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/rtl/ddr3_ctrl_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"199"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
89
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
92
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"200"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
7
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
8
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wrc_core/xwrc_diags_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"201"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
3
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"10
6
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"202"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
59
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
61
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"203"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
89
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
91
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"204"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
6
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
8
"
/>
</file>
<file
xil_pn:name=
"../../rtl/start_retrig_ctrl.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"205"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/xwr_streamers.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"206"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"17
7
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"207"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"5
2
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"208"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
27
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
30
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"209"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
39
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
41
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/ddr3-sp6-core/hdl/spec/ip_cores/ddr3_ctrl_spec_bank3_32b_32b/user_design/rtl/memc3_wrapper.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"210"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
4
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16
7
"
/>
</file>
<file
xil_pn:name=
"../../top/spec/synthesis_descriptor.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"211"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21
3
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_streamers/escape_detector.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"212"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"12
5
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_split.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"213"
/>
...
...
@@ -861,23 +861,23 @@
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"214"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
0
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"6
2
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"215"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
28
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
30
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"216"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
58
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
60
"
/>
</file>
<file
xil_pn:name=
"../../rtl/fmc_tdc_direct_readout.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"217"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
1
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"19
4
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_softpll_ng/softpll_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"218"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
29
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"
31
"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"219"
/>
...
...
@@ -885,15 +885,27 @@
</file>
<file
xil_pn:name=
"../../rtl/wbgen2_eic_nomask.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"271"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
39
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"1
42
"
/>
</file>
<file
xil_pn:name=
"../../rtl/tdc_ts_sub.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"272"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
2
"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"14
5
"
/>
</file>
<file
xil_pn:name=
"../../rtl/dma_eic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"273"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"212"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"215"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo_dual_rst.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"275"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"16"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo_dual_rst.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"276"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"25"
/>
</file>
<file
xil_pn:name=
"../../rtl/tdc_ts_addsub.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"277"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"116"
/>
</file>
</files>
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment