Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC PCIe Carrier PFC
Project
Project
Details
Activity
Cycle Analytics
Issues
25
Issues
25
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Create a new issue
Issue Boards
Open sidebar
Projects
FMC PCIe Carrier PFC
Issues
Open
25
Closed
1
All
26
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Due date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
QDR pins qdr_a and qdr_d should be moved to improve timing.
#1
· opened
May 04, 2011
by
Erik van der Bij
bug
0
updated
Feb 12, 2019
Use external termination resistor for QDR
#2
· opened
Apr 06, 2011
by
Projects
bug
0
updated
Feb 12, 2019
QDRII VDDQ could be powered from 1V5
#3
· opened
Mar 23, 2011
by
Pablo Alvarez
feature
0
updated
Feb 12, 2019
Replace DS18B20U+ (1-wire thermo + ID) by MCP9801-M/MS
#4
· opened
Feb 25, 2011
by
Projects
bug
1
updated
Feb 12, 2019
AD9516 PLL external clock connected improperly
#5
· opened
Jan 14, 2011
by
Tomasz Wlostowski
0
updated
Feb 12, 2019
Update note about VADJ in schematics
#6
· opened
Dec 13, 2010
by
Projects
bug
0
updated
Feb 12, 2019
TDO signal from FMC is connected to 2 FPGA pins.
#7
· opened
Dec 13, 2010
by
Projects
bug
0
updated
Feb 12, 2019
Board needs cut-out at front for ease of installing FMC
#8
· opened
Dec 07, 2010
by
Erik van der Bij
bug
0
updated
Feb 12, 2019
choose a rear connector type
#9
· opened
Dec 06, 2010
by
Pablo Alvarez
bug
0
updated
Feb 12, 2019
GN4124 does not accept clipped sinewave as local clock reference
#10
· opened
Dec 03, 2010
by
Pablo Alvarez
bug
1
updated
Feb 12, 2019
P_WR_RDY0 and P_WR_RDY1 should be moved to bank 3
#11
· opened
Nov 19, 2010
by
Projects
bug
0
updated
Feb 12, 2019
SPI configuration resistor list
#13
· opened
Nov 16, 2010
by
Pablo Alvarez
bug
0
updated
Feb 12, 2019
GN4124 EEPROM size
#14
· opened
Nov 16, 2010
by
Projects
bug
2
updated
Feb 12, 2019
SPI chip select
#15
· opened
Nov 16, 2010
by
Pablo Alvarez
bug
0
updated
Feb 12, 2019
B3 of the PCIe edge connector should be connected to PRE_P12V_PCIe
#16
· opened
Nov 11, 2010
by
Projects
bug
0
updated
Feb 12, 2019
LCLK_MODE3 = '1' instead of '0'
#17
· opened
Nov 11, 2010
by
Projects
bug
0
updated
Feb 12, 2019
Serigraphy comment for SCANSTA112
#18
· opened
Nov 11, 2010
by
Projects
bug
0
updated
Feb 12, 2019
PCB copper planes not equal. Board may warp.
#19
· opened
Nov 08, 2010
by
Erik van der Bij
bug
1
updated
Feb 12, 2019
NUMONYX M25P128-VMF6G difficult to find
#20
· opened
Nov 02, 2010
by
Erik van der Bij
feature
1
updated
Feb 12, 2019
Design out RAKON IVT3205CR 25.0 MHz as too difficult to obtain.
#21
· opened
Nov 02, 2010
by
Erik van der Bij
bug
0
updated
Feb 12, 2019
Prev
1
2
Next