Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC PCIe Carrier PFC
Project
Project
Details
Activity
Cycle Analytics
Issues
25
Issues
25
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Create a new issue
Issue Boards
Open sidebar
Projects
FMC PCIe Carrier PFC
Issues
#5
Closed
Open
Opened
Jan 14, 2011
by
Tomasz Wlostowski
@twlostow
Options
Report abuse
New issue
Report abuse
New issue
AD9516 PLL external clock connected improperly
Termination resistor R5 for LVDS pins CLK in AD9516 PLL should be after the capacitors C5, C2.
Termination resistor R5 for LVDS pins CLK in AD9516 PLL should be after the capacitors C5, C2.
👍
0
👎
0