P_WR_RDY0 and P_WR_RDY1 should be moved to bank 3
Control/status signals for DDS and PLL can be move away from bank 3 and
P_WR_RDY0/1 can be placed in the same bank as other GN4124 related
signals.
This will avoid Timing warning during FPGA routing.