Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
A
AIDA-2020 TLU
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
AIDA-2020 TLU
Commits
472d3ae7
Commit
472d3ae7
authored
Jan 22, 2019
by
David Cussans
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Adding pcb files that had got left behind
parent
fce4f3ee
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
17 additions
and
0 deletions
+17
-0
expand.cfg
...adence/worklib/fmc_tlu_dac_vthresh/cfg_package/expand.cfg
+6
-0
master.tag
...adence/worklib/fmc_tlu_dac_vthresh/cfg_package/master.tag
+1
-0
module_order.dat
...adence/worklib/fmc_tlu_dac_vthresh/sch_1/module_order.dat
+10
-0
No files found.
circuit_board/Cadence/worklib/fmc_tlu_dac_vthresh/cfg_package/expand.cfg
0 → 100644
View file @
472d3ae7
config fmc_tlu_dac_vthresh;
design fmc_tlu_v1_lib.fmc_tlu_dac_vthresh:sch_1;
liblist fmc_tlu_v1_lib, bris_cds_analogue, bris_cds_connectors, bris_cds_logic, bris_cds_memory, bris_cds_special, bris_cds_standard, bris_cds_switches, cnconnector, cninterface, cnpower, cnlinear, cnpassive, cndiscrete, standard, cds_analogue, cn100e, cn74lv, cn74tiac, cn75als, cncmos, cnfast, cnmemory, uob_hep_pc036a_lib, cds_connectors, cds_special, cnmech, bris_cds_discrete, bris_cds_pld;
viewlist chips, pic_1, picopt_1, sch_1, schematic, entity, functional;
stoplist chips;
endconfig
circuit_board/Cadence/worklib/fmc_tlu_dac_vthresh/cfg_package/master.tag
0 → 100644
View file @
472d3ae7
expand.cfg
\ No newline at end of file
circuit_board/Cadence/worklib/fmc_tlu_dac_vthresh/sch_1/module_order.dat
0 → 100644
View file @
472d3ae7
Version 15.0
START_MODULEORDER
@fmc_tlu_v1_lib.fmc_tlu_dac_vthresh(SCH_1) 0 0 1 1 0
@fmc_tlu_v1_lib.fmc_tlu_dac_vthresh(SCH_1):page1_i29@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1) 0 0 2 1 0
@fmc_tlu_v1_lib.fmc_tlu_dac_vthresh(SCH_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1) 0 0 3 1 1
@fmc_tlu_v1_lib.fmc_tlu_dac_vthresh(SCH_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1) 0 0 4 1 1
@fmc_tlu_v1_lib.fmc_tlu_dac_vthresh(SCH_1):page1_i32@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1) 0 0 5 1 1
@fmc_tlu_v1_lib.fmc_tlu_dac_vthresh(SCH_1):page1_i77@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1) 0 0 6 1 1
@fmc_tlu_v1_lib.fmc_tlu_dac_vthresh(SCH_1):page1_i78@fmc_tlu_v1_lib.pc023a_vthresh_buffer(sch_1) 0 0 7 1 1
END_MODULEORDER
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment