Skip to content
GitLab
Explore
Sign in
Projects
AIDA-2020 TLU - Gateware
Repository
fmc-mtlu-gw
AIDA_tlu
components
tlu
firmware
hdl
logic_clocks_rtl.vhd
Find file
Blame
History
Permalink
Changed triggerInput test bench to use logic_clocks entity.
· b61af01c
David Cussans
authored
Feb 25, 2020
This led to some minor changes to logic_clocks. Hopefully making it more robust...
b61af01c