Consider optimizing C8 and C9 placement wrt their vias
Even though they aren't used for any fast component, their relative placement to the via that feeds them could be optimized: the via can be placed next to the cap pad (now they are a bit far from that via, increasing the loop).