Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DIO 5ch TTL a
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
6
Issues
6
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DIO 5ch TTL a
Commits
ea8ccf6f
Commit
ea8ccf6f
authored
Mar 13, 2012
by
Rafael Rodriguez
Committed by
Miguel Jimenez Lopez
Apr 03, 2019
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
update top file
parent
c2e58275
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
10 additions
and
6 deletions
+10
-6
wrsw_dio.vhd
modules/wrsw_dio/wrsw_dio.vhd
+10
-6
No files found.
modules/wrsw_dio/wrsw_dio.vhd
View file @
ea8ccf6f
...
...
@@ -68,7 +68,8 @@ entity wrsw_dio is
TRIG3
:
out
std_logic_vector
(
31
downto
0
);
slave_i
:
in
t_wishbone_slave_in
;
slave_o
:
out
t_wishbone_slave_out
slave_o
:
out
t_wishbone_slave_out
;
wb_irq_data_fifo_o
:
out
std_logic
);
end
wrsw_dio
;
...
...
@@ -406,7 +407,7 @@ begin
------------------------------------------------------------------------------
U_Onewire
:
xwb_onewire_master
generic
map
(
g_interface_mode
=>
CLASSIC
,
g_interface_mode
=>
g_interface_mode
,
g_num_ports
=>
1
)
port
map
(
clk_sys_i
=>
clk_sys_i
,
...
...
@@ -425,7 +426,7 @@ begin
------------------------------------------------------------------------------
U_I2C
:
xwb_i2c_master
generic
map
(
g_interface_mode
=>
CLASSIC
)
g_interface_mode
=>
g_interface_mode
)
port
map
(
clk_sys_i
=>
clk_sys_i
,
...
...
@@ -453,7 +454,7 @@ begin
------------------------------------------------------------------------------
U_GPIO
:
xwb_gpio_port
generic
map
(
g_interface_mode
=>
CLASSIC
,
g_interface_mode
=>
g_interface_mode
,
g_num_pins
=>
32
,
g_with_builtin_tristates
=>
false
)
port
map
(
...
...
@@ -589,12 +590,15 @@ begin
dio_trig_ena_rdy_i
=>
trig_ready
);
--interrupt from fifos
wb_irq_data_fifo_o
<=
cbar_master_in
(
3
)
.
int
;
-----------------------------------------------------------------------------------
------ signals for debugging
-----------------------------------------------------------------------------------
TRIG0
<=
tag_utc
(
0
)(
31
downto
0
);
TRIG1
(
27
downto
0
)
<=
tag_cycles
(
0
)(
27
downto
0
);
-- TRIG1(27 downto 0) <= tag_cycles(0)(27 downto 0);
TRIG1
(
0
)
<=
cbar_master_in
(
3
)
.
int
;
TRIG2
<=
tm_utc
(
31
downto
0
);
TRIG3
<=
tm_cycles
(
21
downto
0
)
&
dio_tsf_wr_empty
(
4
downto
0
)
&
dio_tsf_wr_req
(
0
)
&
tag_valid_p1
(
0
)
&
gpio_out
(
1
)
&
dio_in_i
(
0
)
&
dio_out
(
0
);
--TRIG3(4 downto 0) <= dio_tsf_wr_req(0) & tag_valid_p1(0) & gpio_out(1) & dio_in_i(0) & dio_out(0);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment